



SIDDHARTHA

College Code - TP

INSTITUTE OF ENGINEERING & TECHNOLOGY

(Approved by AICTE & Affiliated to JNTU)

Vinobha Nagar, Ibrahimpatnam, Ranga Reddy Dist – 501 506, Telangana, INDIA.

Ph: 08414-222399, 222599, Fax: 08414-222399

E-mail: info@siddhartha.ac.in; www.siddhartha.ac.in

COURSE FILE FOR PULSE AND DIGITAL CIRCUITS

PREPARED BY

Mr. T. KRISHNARJUNA RAO


M.TECH, (PH.D), FIETE.

ASSOCIATE PROFESSOR

CELL: +91-9010964679

E-mail: krishna410@gmail.com

DEPARTMENT OF ELECTRONICS AND COMMUNICATION
ENGINEERING


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

COURSE FILE INDEX

- | S.NO | TITLE |
|------|--|
| 1. | VISION AND MISSION |
| 1.1 | VISION OF INSTITUTE |
| 1.2 | MISSION OF INSTITUTE |
| 1.3 | VISION OF DEPARTMENT |
| 1.4 | MISSION OF DEPARTMENT |
| 2. | PROGRAM EDUCATION OBJECTIVES, PROGRAM SPECIFIC OUTCOME'S |
| 2.1 | PROGRAM EDUCATIONAL OBJECTIVES (PEO's) |
| 2.2 | PROGRAM SPECIFIC OUTCOMES (PSO's) |
| 3. | PROGRAM OUTCOMES, PROGRAM SPECIFIC OUTCOMES'S |
| 3.1 | PROGRAM OUTCOMES (POs) |
| 3.2. | PROGRAM SPECIFIC OUTCOMES (PSOs) |
| 4. | ACADEMIC CALENDER FOR THE ACADEMIC YEAR 2018 – 2019 |
| 5. | TIME TABLE FOR PDC FOR THE ACADEMIC YEAR 2018 – 2019 |
| 6. | PDC SYLLSBUS FOR THE ACADEMIC YEAR 2018 – 2019 |
| 7. | GENERAL OBJECTIVES, SPECIFIC OBJECTIVES FOR PDC IN THE ACADEMIC YEAR 2018-19 |
| 7.1 | GENERAL OBJECTIVES |
| 7.2 | SPECIFIC OBJECTIVES |
| 8. | COURSE OTCOMES FOR PDC IN THE ACADEMIC YEAR 2018 – 2019 |
| 9. | CO AND PO MAPING FOR THE ACADEMIC YEAR 2018 – 2019 |
| 9.1 | RELATIONSHIP OF COURSE OUTCOMES TO PROGRAM OUTCOMES |
| 9.2 | RELATIONSHIP OF COURSE OUTCOMES TO PROGRAM SPECIFIC OUTCOMES |
| 10. | COURSE PLAN FOR PDC FOR THE ACADEMIC YEAR 2018 – 2019 |
| 11. | RESULT ANALYSIS |


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

12. QUESTION BANK

12.1 UNIT WISE SHORT QUESTION

12.2 UNIT WISE LONG QUESTIONS

12.3 UNIVERSITY QUESTION PAPER

13. LECTURE NOTES

13.1 UNIT WISE LECTURE NOTES

UNIT-I : Linear wave shaping

1.1	Response of high pass RC circuit for sine, pulse
1.2	Step and square and ramp response
1.3	Low pass ,sinusoidal and step response
1.4	Square and Ramp response
1.5	RC Differentiator, Integrator
1.6	Attenuators and its applications as a CRO probe
1.7	RL and RLC Circuits and their Response for Step, Ringing Circuit
1.8	Problems

UNIT-II: Nonlinear wave shaping

2.1	Diode Clippers, Transistor clippers
2.2	clipping at Two independent levels
2.3	Comparators, applications of voltage comparators
2.4	Clamping operations, Clamping circuit taking source, diode resistance into account
2.5	Clamping circuit theorem
2.6	Practical Clamping Circuits
2.7	Effect of Diode characteristic on Clamping Voltage
2.8	Synchronized clamping


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

UNIT-III: Switching Characteristics of Devices

3.1	Diode as switch
3.2	piecewise Linear Diode characteristics
3.3	Diode switching Times , Transistor as a switch
3.4	Breakdown voltages , Transistor in Saturation
3.5	temperature variation of saturation parameters
3.6	Transistor switching times
3.7	Silicon controlled switch

UNIT-IV: Multi vibrators, Time base generators

4.1	Analysis and Design Astable Multivibrator
4.2	Analysis and Design Bistable Multivibrator
4.3	Analysis and Design Monostable Multivibrator
4.4	Analysis and Design of Schmitt trigger using transistor
4.5	General feature of Time base signal
4.6	Methods of generating time base wave form
4.7	Boot strap sweep generator
4.8	Transistor Miller time base generator
4.9	Transistor current time base generator
4.10	Methods of linearity improvement

13.2 ADD ON COURSE MATERIAL

14. MID QUESTION PAPERS

14.1 MID QUESTION PAPERS WITH KEY

14.2 SAMPLE ANSWER SCRIPTS

15. UNIT TEST QUESTION PAPERS WITH KEY



PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

15.1 SAMPLE UNIT TEST PAPERS

16. ASSIGNMENT QUESTIONS

16.1 SAMPLE ASSIGNMENT SHEETS


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	I.VISION AND MISSION	

1.1 VISION OF INSTITUTION

To be a pioneer institute and leader in engineering education whose primary concern would be the development of the human race and betterment of society through their knowledge, technological understanding and the spirit of progress.

1.2 MISSION OF INSTITUTION

To create a conducive environment for student centric learning and industry institute interaction.

To integrate the state of the art infrastructure, facilities and cutting edge academic delivery.

To develop and nurture socially conscious technocrats through continuing education and research.

QUALITY POLICY

We at Siddhartha Institute of Engineering & Technology endeavor to uphold excellence in all aspects by adopting best practices in effort and effect.

1.3 VISION OF DEPARTMENT

To provide valuable resources for industry and society through excellence in technical education and research .

1.4 MISSION OF DEPARTMENT

To educate the students with the state of art technologies to meet growing challenges of the industry.

To carry out research through constant interaction with research organization and industry.

To equip the students with strong foundations to enable them for continuing education.


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinoba Nagar(V), Ibrahimpatnam(I),
 Ranga Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	2.PROGRAM EDUCATION OBJECTIVES, PROGRAM SPECIFIC OUTCOME'S	

2.1 PROGRAM EDUCATIONAL OBJECTIVES (PEO's):-

PEO1: To develop graduates with good technical knowledge and aspiration towards higher studies and research.

PEO2: To prepare the student to succeed in industry / technical profession through meticulous education.

PEO3: To develop practical skills by providing hands-on experience to the students.

2.2 PROGRAM SPECIFIC OUTCOMES (PSO's):-

PSO1: Ability to design and implement projects in the field of Electronic Communication systems, Image Processing, VLSI, Embedded system etc.

PSO2: Students will be furnished with necessary soft skills, aptitude and technical skills to work in the software and hardware Industry.


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	3. PROGRAM OUTCOMES, PROGRAM SPECIFIC OUTCOMES'S	

3.1 PROGRAM OUTCOMES (POs):

PO No.	Description
PO 1	Engineering Knowledge: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems.
PO 2	problem Analysis: Identify, formulate, review research literature, and analyze complex engineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.
PO 3	Design / Development of Solutions: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.
PO 4	Conduct Investigations of Complex Problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.
PO 5	Modern Tool Usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.
PO 6	The Engineer and Society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the professional engineering practice.
PO 7	Environment and Sustainability: Understand the impact of the professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.
PO 8	Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.
PO 9	Individual and Team Work: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

PO 10	Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.
PO 11	Project Management and Finance: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.
PO 12	Life-long Learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.
3.2 Program Specific Outcomes	
PSO 1	Ability to design and implement projects in the field of Electronic Communication systems, Image Processing, VLSI, Embedded system etc.
PSO 2	Students will be furnished with necessary soft skills, aptitude and technical skills to work in the software and hardware Industry.


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	4 . ACADEMIC CALENDER FOR THE ACADEMIC YEAR 2018 – 2019	

I SEM


S. No	EVENT	DATE	Duration
1.	Commencement of Instruction	9 th July 2018	-----
2.	First Mid Term Examinations	4 th to 6 th Sept. 2018	-----
3.	Submission of First Mid Term Exam Marks to University on or before	15 th Sept. 2018	-----
4.	Parent-Teacher Meeting	13 th Oct. 2018	
5.	Dussehra recess	15 th to 20 th Oct. 2018	1 week
6.	Last date of Instruction	10 th Nov. 2018	16 weeks
7.	Second Mid Term Examination	12 th to 14 th Nov. 2018	
8.	Preparation Holidays and Practical Examinations	15 th to 24 th Nov. 2018	1 week
9.	Submission of Second Mid Term Exam Marks to University on or before	24 th Nov. 2018	-----
10.	End Semester / Supplementary Examinations	26 th Nov. to 8 th Dec. 2018	2 weeks
11.	Semester Break	10 th to 15 th Dec. 2018	1 week

II SEM

S. No	EVENT	DATE	Duration
1	Commencement of Instruction	24 th Dec. 2018	
2.	First Mid Term mid-1 Examinations	18 th to 20 th Feb. 2019	
3	Submission of First Mid Term Exam Marks to University on or before	27 th Feb. 2019	
4	Parent-Teacher Meeting	9 th March. 2019	
5.	Last date of Instruction	20 th April 2019	16 weeks
6.	Second Mid Term Examinations	22 nd to 24 th April 2019	
7.	Preparation Holidays and Practical Examinations	25 th to 5 th may 2019	1 week
	Submission of Second Mid Term Examination to University on or before	2 nd may 2019	
9.	End Semester / Supplementary Examinations	6 th to 18 th May 2019	2 weeks
10.	Summer Vacation	20 th May to 13 th July 2019	8 weeks

DIRECTOR
ACADEMIC & PLANNING INTUH


 PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	5. TIME TABLE FOR PDC FOR THE ACADEMIC YEAR 2018 – 2019	


Branch/Year: II-II

SUB: PULSE AND DIGITAL CIRCUITS

Day/period	1	2	3	4	12.30pm-1.10pm	5	6	7
TIME	9.00 am-10.00am	10.00am-10.50am	10.50am-11.40pm	11.40pm-12.30pm			1.10pm - 2.00pm	2.00pm - 2.50pm
MON		PDC-A		PDC-B		PDC-B		
TUE		PDC-A		PDC-B				
WED	PDC-B							
THU	PDC-A							
FRI		PDC-A		PDC-B				
SAT		PDC-A						

Handwritten signature


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	6. PDC SYLLSBUS FOR THE ACADEMIC YEAR 2018 – 2019	

EC402ES: PULSE AND DIGITAL CIRCUITS
B.Tech. II Year II Sem.

L T P C
4 0 0 4

Course Objectives:

- To explain the complete response of R-C and R-L-C transient circuits.
- To explain clippers, clampers, switching characteristics of transistors and sampling gates.
- To construct various multivibrators using transistors, design of sweep circuits and Sampling gates.
- To discuss and realize logic gates using diodes and transistors.

Course Outcomes: At the end of the course, the student will be able to:

- Understand the applications of diode as integrator, differentiator, clippers, and clamper Circuits.
- Learn various switching devices such as diode, transistor, SCR. Difference between logic gates and sampling gates
- Design multivibrators for various applications, synchronization techniques and sweep Circuits.
- Realizing logic gates using diodes and transistors.
- Understanding of time and frequency domain aspects.
- Importance of clock pulse and its generating techniques.

UNIT - I

Linear Wave Shaping: High pass and low pass RC circuits and their response for Sinusoidal, Step, Pulse, Square, & Ramp inputs, High pass RC network as Differentiator, Low pass RC circuit as an Integrator, Attenuators and its application as a CRO Probe, RL and RLC Circuits and their response for Step Input, Ringing Circuit.

UNIT - II

Non-Linear Wave Shaping: Diode clippers, Transistor clippers, Clipping at two independent levels, Comparators, Applications of Voltage comparators. Clamping Operation, Clamping circuit taking Source and Diode resistances into account, Clamping Circuit Theorem, Practical Clamping Circuits, Effect of Diode Characteristics on Clamping Voltage,


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Raaga Reddy District-501 506.

Synchronized Clamping.

UNIT - III

Switching Characteristics of Devices: Diode as a Switch, Piecewise Linear Diode Characteristics, Diode Switching times, Transistor as a Switch, Break down voltages, Transistor in Saturation, Temperature variation of Saturation Parameters, Transistor switching times, Silicon-controlled-switch circuits.

UNIT – IV

Multivibrators: Analysis and Design of Bistable, Monostable, Astable Multivibrators and Schmitt trigger using Transistors.

Time Base Generators: General features of a Time base Signal, Methods of Generating Time Base Waveform, Transistor Miller Time Base generator, Transistor Bootstrap Time Base Generator, Transistor Current Time Base Generators, Methods of Linearity improvement.

UNIT - V

Sampling Gates: Basic operating principles of Sampling Gates, Unidirectional and Bidirectional Sampling Gates, Four Diode Sampling Gate, Reduction of pedestal in Gate Circuits

Realization of Logic Gates Using Diodes & Transistors: AND, OR and NOT Gates using Diodes and Transistors, DCTL, RTL, DTL, TTL and CML Logic Families and its Comparison.

TEXT BOOKS:

1. Millman's Pulse, Digital and Switching Waveforms –J. Millman, H. Taub and Mothiki S. Prakash Rao, 2 Ed., 2008, McGraw Hill.
2. Pulse, Switching and Digital Circuits - David A. Bell, 5th edition 2015, OXFORD University Press

REFERENCE BOOKS:

1. Pulse and Digital Circuits -Venkata Rao K, Rama Sudha K, Manmadha rao G, Pearson, 2010
2. Pulse and Digital Circuits – A. Anand Kumar, 2005, PHI.


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	7. GENERAL OBJECTIVES, SPECIFIC OBJECTIVES FOR PDC IN THE ACADEMIC YEAR 2018 – 2019	

Year & Branch: **II-II B.TECH. ECE-A & B**

Academic year: **2018-2019**

Name of the subject: **PULSE AND DIGITAL CIRCUITS**

Name of the Faculty: **T KRISHNARJUNA RAO**

Designation: **ASSOCIATE PROFESSOR**

Department: **ECE**

COURSE DESCRIPTION: When devices such as diodes, bipolar junction transistors (BJTs) and field-effect transistors (FETs) are used in amplifiers, oscillators, rectifiers and other such applications, these devices are used either as linear or nonlinear circuit elements, for which they have to be used in a limited range of the transfer characteristic (defines the relation between the input and the output). If the operation goes beyond the linear region of the transfer characteristic, unwanted frequencies called harmonics—integer multiples of the fundamental frequency appear in the output of the circuit.

7.1 GENERAL OBJECTIVES:

- To know the process of linear wave shaping for LOW pass, HIGH pass RC circuits
- To understand the clipping and clamping process
- Ability to know the diode, transistor switching characteristics.
- To understand the concepts SCR as a switch.
- To understand the design and analysis of multivibrators.
- To understand the process of generating time base signal
- To understand operation of Schmitt trigger.
- To understand the operation of sampling gates
- To know the process of design logic gates using diode, transistor

7.2 SPECIFIC OBJECTIVES

Unit 1: Linear Wave Shaping

To study about linear wave shaping circuits and Non-linear wave shaping circuits for different input signals.

To describe the application of a low pass circuit as an integrator.


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

To understand the principles of working of uncompensated and compensated attenuators and the operation of the attenuator circuit in CRO probe.

To derive the response of high pass RC, RL and RLC circuits to different types of inputs like Sinusoidal, pulse, step, square, ramp and exponential inputs.

To describe the application of high pass circuit as Differentiator.

To understand the operation of the ringing circuit.

Unit 2: Non-linear Wave Shaping

To study the principle of operation of various series and shunt clipping circuits

To study about diode comparators and double differentiators as amplitude comparators and it's applications .

To study the principle of operation of various clamping circuits and verify the clamping circuit theorem.

To describe the effect of diode characteristics on the clamping voltage.

To describe synchronized clamping.

Unit 3: Switching characteristics of Devices:

To study the principle of operation of diodes and transistors as switches.

To study the temperature dependence of the transistor on various parameters.

To understand the use of transistor switch.

To study the principle of operation of switching circuits using SCS.

Unit 4: Multivibrators, TIME BASE GENERATORS

To study the principle of operation of the multivibrators.

To study the applications of multivibrators.

To realize the need for a commutating condenser in a monostable multivibrator and bistable multivibrator.

To know the principle of operation of Time base generators

Ability to know the principle of operation of Miller Time base

To study the principle of operation of Bootstrap Time base generator


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

Unit 5: Synchronization and frequency division

To know the working of unidirectional and bidirectional sampling gates and their variations

To understand the working of sampling gates using Diodes (two, four and) and transistors.

Realization of logic gates using Diodes and Transistors

To understand the principle of operation of basic logic gates like AND, OR and NOT gates

To implement these gates using Diodes and Transistors

To understand the various logic families like DCTL, RTL, DTL, TTL and CML and their comparison

Student Learning Outcomes

Unit 1: Linear Wave Shaping

After completing this unit, the students are able to

Design linear wave shaping circuits using linear elements like R C and L.

Derive the expressions and plot the response of low pass RC circuits to different types of inputs namely sinusoidal, step, pulse, square-wave, exponential and ramp.

Describe the application of a low pass circuit as an integrator.

Understand the principles of working of uncompensated and compensated attenuators and the operation of the attenuator circuit in CRO probe.

Derive the response of high pass RC and RL circuits to different types of inputs like Sinusoidal, pulse, step, square, ramp and exponential inputs.

Describe the application of high pass circuit as Differentiator.

Understand the operation of the ringing circuit.

Find the response of RL and RLC circuits to step input.

Unit 2: Non-linear Wave Shaping

After completing this unit, the students are able to

Design various series and shunt clipping circuits and their combinations.

Understand the principle of operation of two level emitter coupled transistor clippers and noise clippers

Describe simple diode comparators and double differentiators as amplitude comparators.

Explain the applications of comparators.

Design various clamping circuits and verify the clamping circuit theorem.

Derive the necessary relations to plot steady state output.


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

Describe the effect of diode characteristics on the clamping voltage.

Describe synchronized clamping.

State and derive the clamping circuit theorem

Unit 3: Switching characteristics of Devices

After completing this unit, the students are able to

Use diodes and transistors as switches.

Describe the effect of inter-electrode capacitances on switching times.

Describe the switching times of devices and derive the necessary relations.

Describe the temperature dependence of the transistor on various parameters.

Understand the use of transistor switch as latch.

Realize the use of transistor switches with inductive and capacitive loads.

Design switching circuits using SCS.

Unit 4: Multivibrators & Time Base Generators

After completing this unit, the students are able to

Explain the principle of operation of the multivibrators.

Analyze and design Bistable, Monostable and Astable multivibrators and able to calculate and frequency / pulse width of the generated signal.

Plot the waveforms at various points in the circuit.

Describe the emitter coupled astable multivibrators

Use an astable multivibrator for applications such as voltage to frequency converter and frequency modulator

Understand the working of emitter coupled monostable multivibrator

Realize the need for a commutating condenser in a monostable multivibrator and bistable multivibrator.

Realize the application of a monostable multivibrator as a voltage to time converter

Analyze fixed bias and self bias bistable multivibrators

Analyze and design emitter coupled bistable multivibrator, also called Schmitt trigger

Describe the applications of bistable multivibrator circuits.

Able to design different types of Time base generators

Explain the features of the Time base signal.

Design Miller Time base Generator and explain the principle of operation.

Design Bootstrap Time base generator and explain the principle of operation.


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(Mh),
Ranga Reddy District-501 506.

Unit 5: Sampling gates and Realization of Gates using Diode & Transistor:

Understand the working of unidirectional and bidirectional sampling gates and their variations

Design sampling gates using Diodes (two, four and six) and transistors.

Describe the output by adjusting the levels of the control signal

Realize the applications of sampling gates in sampling scope

Derive a choppers stabilized amplifier using sampling gates

After completing this unit, the students are able to

Understand the principle of operation of basic logic gates like AND, OR and NOT gates

Implement these gates using Diodes and Transistors

Understand the various logic families like DCTL, RTL, DTL, TTL and CML and their comparison

Able to implement simple Boolean functions using different logic families.


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Hirahimpattam(M),
Ranga Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	8. COURSE OTCOMES FOR PDC IN THE ACADEMIC YEAR 2018 – 2019	

Course Outcomes:

- Ability to know the applications of diode as integrator, differentiator, clippers, clamper Circuits.
- To Learn various switching devices such as diode, transistor, SCR.
- To know the Difference between logic gates and sampling gates
- Design multivibrators for various applications, synchronization techniques and sweep circuits.
- Realizing logic gates using diodes and transistors. Sampling gates


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	9. CO AND PO MAPING FOR PDC FOR THE ACADEMIC YEAR 2018 – 2019	

9.1 Relationship of Course Outcomes to Program Outcomes

Course Name: PULSE AND DIGITAL CIRCUITS for Academic Year 2018-19 (II-II)

CO	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO1.EC402ES	3	3	2	2	3	1	1	-	-	2	2	3
CO2.EC402ES	3	2	2	3	3	2	2	-	-	2	2	3
CO3.EC402ES	3	2	3	2	2	1	1	-	-	1	2	3
CO4.EC402ES	3	3	3	3	3	1	2	-	-	2	2	3
CO5.EC402ES	3	3	3	3	2	2	2	-	-	2	2	3
Average	3	2.6	2.6	2.6	2.6	1.4	1.6	-	-	1.8	2	3

9.2 Relationship of Course Outcomes to Program Specific Outcomes:


Course Name : PULSE AND DIGITAL CIRCUITS 2018-19 (II-II)

CO	PSO1	PSO2
CO1.EC402ES	3	2
CO2.EC402ES	3	2
CO3.EC402ES	3	2
CO4.EC402ES	3	2
CO5.EC402ES	3	2
Average	3	2

Faculty In-charge

HOD/Dept. of ECE.


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	10. COURSE PLAN FOR PDC FOR THE ACADEMIC YEAR 2018 – 2019	

Year & Branch: **II-II B.TECH. ECE-A & B**
 Academic year: **2018-2019**
 Name of the subject: **PULSE AND DIGITAL CIRCUITS**
 Name of the Faculty: **T KRISHNARJUNA RAO**
 Designation: **ASSOCIATE PROFESSOR**
 Department: **ECE**

TEXT BOOKS:


1. Millman's Pulse, Digital and Switching Waveforms –J. Millman, H. Taub and Mothiki S. Prakash Rao, 2 Ed., 2008, McGraw Hill.
2. Pulse, Switching and Digital Circuits - David A. Bell, 5th edition 2015, OXFORD University Press
3. Pulse and Digital Circuits by MOTHIKI S. PRAKASH RAO.

REFERENCE BOOKS:

1. Pulse and Digital Circuits -Venkata Rao K, Rama Sudha K, Manmadha rao G, Pearson, 2010
2. Pulse and Digital Circuits – A. Anand Kumar, 2005, PHI.
3. Pulse and Digital Circuits by Yoganarasimha


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Unit No.	Topic to be covered	T-BOOK R-BOOK	PROPOSED no. of periods	PROPOSED DATE
1	Linear wave shaping		14	
1.1	High pass circuit, sinusoidal response	R-3	2	24-27.12.2018
1.2	Step and square and ramp response	R-3	2	28-29.12.18
1.3	Low pass ,sinusoidal and step response	R-3	2	31.12.18,02.01.2019
1.4	Square and Ramp response	R-3	1	3.01.19
1.5	RC Differentiator, Integrator	R-3	2	4-5.01.19
1.6	Attenuators and its applications as a CRO probe	R-3	1	7.01.19
1.7	RL and RLC Circuits and their Response for Step, Ringing Circuit	R-3	2	8-9.01.19
1.8	Problems	R-3	2	10-11.01.19
2.	Nonlinear wave shaping		12	
2.1	Diode Clippers, Transistor clippers	R-2	3	17-19.01.19
2.2	clipping at Two independent levels	R-2	1	21.01.19
2.3	Comparators, applications of voltage comparators	R-2	1	22.01.19
2.4	Clamping operations, Clamping circuit taking source, diode resistance into account	R-2	2	23-24.01.19
2.5	Clamping circuit theorem	R-2	1	25.01.19
2.6	Practical Clamping Circuits	R-2	2	28-29.01.19
2.7	Effect of Diode characteristic on Clamping Voltage	R-2	1	30.01.19
2.8	Synchronized clamping	R-2	1	31.01.19


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Unit No.	Topic to be covered			
3	Switching Characteristics of Devices		8	
3.1	Diode as switch	T-3	1	01.02.19
3.2	piecewise Linear Diode characteristics	T-1	1	02.02.19
3.3	Diode switching Times , Transistor as a switch	T-3	2	4-5.02.19
3.4	Breakdown voltages , Transistor in Saturation	T-3	1	6.02.19
3.5	temperature variation of saturation parameters	T-3	1	07.02.19
3.6	Transistor switching times	T-3	1	08.02.19
3.7	Silicon controlled switch	T-3	1	11.02.19
4	Multi vibrators, Time base generators		19	
4.1	Analysis and Design Astable Multivibrator	R-3	2	12-13.02.19
4.2	Analysis and Design Bitable Multivibrator	R-3	2	14-15.02.19
4.3	Analysis and Design Monostable Multivibrator	R-3	2	16-22.02.19
4.4	Analysis and Design of Schmitt trigger using transistor	R-3	2	23.02.19
4.5	General feature of Time base signal	R-3	2	26.02.19
4.6	Methods of generating time base wave form	R-3	2	28.02.19
4.7	Boot strap sweep generator	R-3	2	01.03.19
4.8	Transistor Miller time base generator	R-3	2	02.03.19
4.9	Transistor current time base generator	R-3	1	5.03.19
4.10	Methods of linearity improvement	R-3	2	6.3.19
5	Sampling gates, Realization of logic gates Using Diodes and Transistors		13	
5.1	Basic operating principles of sampling gates	R-2	1	7.3.19
5.2	Unidirectional and bidirectional sampling gates	R-2	2	8-11.3.19
5.3	Four diode sampling gates	R-2	1	12.3.19
5.4	Reduction of pedestal in Gate Circuits	R-2	2	13-14.3.19
5.5	AND, OR and NOT gates using Diodes & Resistor	R-2	3	15-19.3.19
5.6	DCTL,RTL,DTL Logic families	R-2	2	22-23.3.19
5.7	TTL, CML logic families and comparison	R-2	2	25-26.3.19

Faculty

HOD

PRINCIPAL

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.



SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY


Vinoba Nagar, Ibrahimpatnam, R.R Dist.

11. RESULT ANALYSIS

SIET/ACA/F-01

Rev.00

PASS PERCENTAGE:




PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	12. QUESTION BANK	

12.1 SHORT QUESTIONS

UNIT-I : Linear Wave Shaping

1. Obtain the response of high pass RC circuit for a ramp input - 3 M
2. Define % tilt of RC circuit. - 2 M
3. Define rise time. - 2 M
4. Draw and briefly explain the RC differentiator circuit - 3 M
5. Derive an expression for the output of a high-pass circuit excited by a ramp input. - 3 M
6. What do you mean by linear network? - 2 M
7. Why RC circuits are commonly used compared to RL circuits. - 2 M

Unit 2: Non-linear Wave Shaping

1. Write the applications of voltage comparator. - 2
2. Draw Negative biased Negative clipper circuit. - 3
3. What is meant by clipping in wave shaping? - 2
4. Explain Clipping at two independent levels with circuit - 3
5. Draw the basic circuit diagram of negative peak clamper circuit. - 3
6. Distinguish between comparators and clipping circuits - 2

Unit 3: Switching characteristics of Devices

1. Draw the piecewise linear diode characteristics. - 3
2. When transistor acts as a switch? - 2
3. Explain the variation of saturation parameters of transistor with temperature? - 2
4. How does diode acts as a switch? - 2
5. What do you mean by turn ON time of a transistor? - 3


 PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Unit 4: Multivibrators & Time Base Generators

1. Define multivibrator. - 2
2. Compare different multivibrators. - 2
3. Write a basic principle of time base generator. - 2
4. Write the Methods of Generating Time Base Waveform. - 3
5. Write the difference between current time base generator and voltage time base Generators - 3
6. List different switching times of a diode. - 2
- 7 Explain how diode acts as a switch. - 3

Unit 5: Sampling gates and Realization of Gates using Diode & Transistor:

1. Explain the frequency division in the sweep circuit. - 3
2. Define positive and negative logic systems. - 3
3. List out the applications of sweep circuits. - 2
4. Draw the diagram of OR gate using diodes. - 2
5. Why totem pole is used in DTL. - 3
6. How do sampling gates differ from logic gates? - 3
7. Compare MOS and CMOS families - 2

12.2 LONG QUESTION

UNIT-I : Linear Wave Shaping

1. Draw the output of the low pass RC circuit for different time constant to
 - a) Pulse input. 5M
 - b) Step voltage input 10 5M
2. Prove that for any periodic input waveform the average level of the steady state Output signal from RC high pass circuit is always zero. 5M
 - b) Draw and explain the response of RLC circuit for step input. 5M
3. A symmetrical square wave whose peak-to-peak amplitude is 8V and whose average Value is zero is applied to an RC integrating circuit. The time constant is equal to Half -period of the square wave. Find the peak to peak value of the output amplitude 10 M

4. Explain the working of high-pass RC circuit as a differentiator. 5M

5. Derive the expression for rise time of integrating circuit and prove that it is proportional to time constant and inversely proportional to upper 3 dB frequency. 10M

Unit 2: Non-linear Wave Shaping

1. Classify different types of clipper circuits. Draw their circuits and explain their operation and also transfer characteristics? 5M
2. State and prove clamping circuit theorem. 5M
Explain negative peak clipper with and without reference voltage. 5M
3. What is meant by comparator? Explain the applications of voltage comp. 5M

Unit 3: Switching characteristics of Devices

1. Discuss in detail about breakdown voltages of a transistor 5M
2. List out and derive the different Temperature variation of Saturation Parameters of a transistor 5M
3. a) Design Transistor switch circuit. 5M
b) Explain in detail about the Silicon-controlled-switch circuits. 5M
4. List and define all the transistor switching times, with neat diagrams 5M

Unit 4: Multivibrators & Time Base Generators

1. Explain with neat diagram the following methods of linearizing a voltage sweep.
a) Miller Sweep 5M
b) Bootstrap sweep. 5M
2. Draw and explain the working principle of bistable multivibrator circuit and also explain the merits and limitations of it. 5M
3. Draw the circuit of a linear current sweep and explain its operation with wave forms. Explain the necessity of generating trapezoidal wave form. 5M
4. With the help of neat circuit diagram and waveform, explain the principle of operation of collector coupled monostable multivibrator 5M
5. With the help of a neat circuit diagram and waveforms, explain the working of a transistor bootstrap time base generator. 5M
6. Draw the circuit diagram of Transistor Miller Time Base generator and explain its operation 5M


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

Unit 5: Sampling gates and Realization of Gates using Diode & Transistor:

1. a) Explain the operation of linear bidirectional sampling gate using transistors. 5M
b) Explain in detail the junction diode switching times. 5M
2. a) Explain about basic operation principles of sampling gates. 5M
b) Write the advantages and disadvantages of unidirectional diode gate. 5M
3. Draw and explain 2-input NAND gate with functional table. 5M
4. List out the few comparisons of TTL, RTL and CML logic families 5M
5. a) Compare DTL and TTL families 5M
b) Discuss about RTL logic family in detail, with one example. 5M
6. a) Realize AND gate and OR gate using diodes. 5M
b) Explain about Transistor – Transistor logic. Also mention the types of output configuration 5M


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY

Vinobhanagar, Ibrahimpatnam, R.R.District-501506

Name of the Exam: B.TECH II-IIMID-I TERM EXAMS FEB-2019

Branch: ECE

Subject: PDC

Date: 19-02-19-AN

Time: 1.00Hr

Answer any two questions from the following (all questions carry equal 5 Marks) Max.Marks:10 M

1. Draw and explain the output wave forms of low pass RC circuits for pulse input, step input?
2. Explain the operation of High pass RC circuit for square wave input signal?
3. Classify different types of clippers? Explain their operation?
4. What is clamper explain Biased clamper?

Handwritten signature in green ink.

SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY

Vinobhanagar, Ibrahimpatnam, R.R.District-501506

Name of the Exam: B.TECH II-IIMID-I TERM EXAMS FEB-2019

Branch: ECE

Subject: PDC

Date: 19-02-19-AN

Time: 1.00Hr

Answer any two questions from the following (all questions carry equal 5 Marks) Max.Marks:10 M

1. Draw and explain the output wave forms of low pass RC circuits for pulse input, step input?
2. Explain the operation of High pass RC circuit for square wave input signal?
3. Classify different types of clippers? Explain their operation?
4. What is clamper explain Biased clamper?

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

Vinobha nager ibrahimpatnam..R.R.DistrictHyderabad-501506

II B.Tech. II Sem., Ist Mid-Term Examinations, February - 2019

Branch: ECE

Subject: PDC

Date: 19-02-19-AN

Objective Exam

Time: 20min

Name: _____

Hall Ticket No. _____

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 10.

I. Choose the correct alternative:

- The waveform which preserves its form when transmitted through a linear network is a _____. [A]
A) Sine wave B) Step signal C) impulse signal D) ramp signal
- The rise time of the output of a low pass RC circuit is given by [A]
A) $2.2 RC$ B) $0.35/fH$ C) 2.2τ D) all the above
- What is the name of the circuit which converts square wave in to spikes [C]
A) Low pass RC B) Bi stable multi C) High pass RC D) Monoshot
- When RC high pass circuit act as a differentiator? [A]
A) $RC \ll T$ B) $RC \gg T$ C) $RC = T$ D) $RC = 0$
- A circuit that adds positive or negative dc voltage to an input sine wave is called [A]
A) Clamper B) clipper C) diode clamp D) limiter
- A clamping circuit is also called as _____. [C]
A) Dc restorer B) dc reinserted C) both A and B D) none of the above
- The upper cut-off frequency of a low pass RC circuit is _____. [B]
A) Zero B) $1/2\pi RC$ C) ∞ D) none of the above
- What is the response of step input to a high pass RC circuit [C]
A) $V e^{-t/RC}$ B) $V (1 - e^{-t/RC})$ C) $V e^{t/RC}$ D) $V (1 - e^{-t/RC})$
- A transistor acts as an amplifier when it is in [C]
A) Saturation region B) Cut-off region C) Active region D) none of the above
- CRO Probe working as _____. [C]
A) Integrator B) Differentiator C) Attenuator D) none

II. Fill in the Blanks:

- For DC input signal capacitor C acts as Short Circuit
- The average value of the output value of an RC high pass circuit is $\frac{V}{2}$.
- Time constant of RL circuit is $\frac{L}{R}$.
- The clamping theorem is given by $\frac{A_{if}}{A_v} = \frac{R_f}{R_i}$.
- A network comprising of linear elements is called Linear network.
- In Series clamping a reference voltage source is connected in series with the diode.
- In a positive Clipper, when the diode is OFF, the output follows the input.
- A circuit which clamps the negative peak of a signal to zero level is called Negative Clamper
- Rise time is defined as the time by the voltage to rise from 0.1 to 0.9 of its final value.
- Diode applications Rectifier, on/off switch, Regulator.

-oOo-


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Narasara Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	BLOOMS TAXONOMY LEVEL FOR PDC MID-1 QUESTION PAPER	

Q.NO	NAME OF THE QUESTION	BLOOMS TAXONOMY LEVEL
1	Draw and explain the output wave forms of low pass RC circuits for pulse input, step input? 5M	APPLY
2	Explain the operation of High pass RC circuit for square wave input signal? 5M	UNDESTAND
3	Classify different types of clippers? Explain their operation? 5M	REMEMBER
4	What is clamper explain Biased clamper? 5M	UNDERSTAND


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY

Vinobhanagar, Ibrahimpatnam, R.R.District-501506

Name of the Exam: B.TECH II-IIMID-II TERM EXAMS APR-2019

Branch:ECE

Subject: PDC

Date:23-04-19-AN

Time:1.30min

Answer any two questions from the following (all questions carry equal 5 Marks) Max.Marks:10 M

1. Draw and explain the working principle of bistable multivibrator circuit and also explain the merits and limitations of it.
2. Draw the circuit diagram of Transistor Miller Time Base generator and explain its operation
3. With the help of neat circuit diagram and waveform, explain the principle of Operation of collector coupled monostable multivibrator
4. Realize AND gate and OR gate using diodes.

SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY

Vinobhanagar, Ibrahimpatnam, R.R.District-501506

Name of the Exam: B.TECH II-IIMID-II TERM EXAMS APR-2019

Branch: ECE

Subject: PDC

Date: 23-04-19-AN

Time: 1.30min

Answer any two questions from the following (all questions carry equal 5 Marks) Max.Marks:10 M

1. Draw and explain the working principle of bistable multivibrator circuit and also explain the merits and limitations of it.
2. Draw the circuit diagram of Transistor Miller Time Base generator and explain its operation
3. With the help of neat circuit diagram and waveform, explain the principle of Operation of collector coupled monostable multivibrator
4. Realize AND gate and OR gate using diodes

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

Vinobhanager ibrahimpatnam..R.R.DistrictHyderabad-501506

II B.Tech. II Sem., IInd Mid-Term Examinations, April - 2019

Branch: ECE

Subject: PDC

Date: 23-04-19-AN

Objective Exam Time: 30min

Name: _____

Hall Ticket No. _____

Answer All Questions. All Questions Carry Equal Marks. Time: 30 Min. Marks: 10.


I. Choose the correct alternative:

- Which of the following logic family has highest fan-out? (D)
A) ECL B) TTL C) DTL D) CMOS
- A sinusoidal waveform can be converted to a square waveform by using _____. (C)
A) Astable multivibrator B) Bistable multivibrator C) Schmitt trigger D) None of the above
- In Miller time base generator, which of the following is used (B)
A) An inverting amplifier with a gain of unity B) an inverting amplifier with a gain of infinity C) Non-inverting amplifier with a gain of unity D) non-inverting amplifier with a gain of infinity
- Bootstrap's sweep circuit produces _____ type of waveform. (A)
A) Positive going Ramp B) negative going Ramp C) either A or B D) Both A and B
- Circuit which consist of a quasi-stable state is called (B)
A) Bistable circuit B) nonstable circuit C) tri stable circuits D) tristate circuit
- To get a saw-tooth output waveform, the restoration time is (A)
A) Zero B) rise time C) storage time D) infinity
- Bootstrap's sweep circuit produces _____ type of waveform. (A)
A) Positive going Ramp B) negative going Ramp C) either A or B D) Both A and B
- Applications of time base generator (C)
A) Multivibrator B) logic gates C) CRO D) A & B
- Multivibrator has how many states? (C)
A) 0 B) 1 C) 2 D) 4
- Transistor saturation region operation in the following biase (C)
A) R.B, R.B B) R.B, F.B C) F.B, F.B D) F.B, R.B


II. Fill in the Blanks

- A Time Base generator is an electronic circuit which generates an output voltage or current waveform.
- The No of quasi stable states of mono stable is 1
- When the diode is forward biased it acts as ON switch
- The basic TTL gate is AND/ NAND
- Schmitt trigger is a Sine to Squarewave converter
- Which is the best logic family in bipolar technology TTL
- Which logic gate having high fan-out CMOS
- Define sampling gate An electronic device which produces the replica of the out.
- Transistor saturation voltage in CE configuration 0.1 to 0.3 v

20. Draw any RTL logic gate




PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar V. Ibrahimpattanam
Ranga Reddy District-501 506.

	SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.	SIET/ACA/F-01 Rev.00
	BLOOMS TAXONOMY LEVEL FOR PDC MID-2 QUESTION PAPER	

Q.NO	NAME OF THE QUESTION	BLOOMS TAXONOMY LEVEL
1	Draw and explain the working principle of bitable multivibrator circuit and also Explain the merits and limitations of it? 5M	APPLY
2	Draw the circuit diagram of Transistor Miller Time Base generator and explain its operation?5M	APPLY
3	With the help of neat circuit diagram and waveform, explain the principle of operation of collector coupled monostable multivibrator?5M	UNDERSTAND
4	Realize AND gate and OR gate using diodes?-5M	APPLY


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinoba Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.

YEAR/SEM: II-II

BRANCH: ECE



SUB: PDE

Date: 19.02.2019

Internal: 1

Q1 Draw and Explain the output wave form of Low Pass RC circuits for pulse, step input

Low pass RC circuit allows only low frequency signals & attenuates high frequency signals. so the capacitor acting as open circuit for DC and short circuit for AC. Resistor act as short ckt for DC current.




$$V_i = V \quad t > 0$$

$$V_o = 0 \quad 0 < t$$





$$V_o = V(1 - e^{-t/\tau})$$

Pulse Input




2. Operation of Highpass RC Circuit for square wave input signal?

Input Signal





Re ~~is~~ T




3. Types of Clippers:

- ① positive clipper
- ② Negative clipper
- ③ Biased clipper.



Positive clipper (shunt clipper)




output wave form



Negative Shunt clipper



Output wave form




- ④ Clamper is an electronic circuit which adds DC level to the input signal. Biased clamper adds more DC level to the given input signal.

3

Q. Design and Analyses of Monostable Multivibrator?

3



→ Mono stable multivibrator has one stable state, one unstable state.


→ Apply $-V_{BB}$, $+V_{CC}$, Q_1 R.B. C_2 fully charge
 C_2 voltage given to Base of Q_2 "ON"

So V_{out} is equal to zero (stable)

→ Then Apply +ve Trigger for Q_1
 C_2 discharge Q_2 R.B. C_2 is fully charging

Principal
SIDDHARTHA
 Institute of Engineering & Techno
 Vinobha Nagar (W), Ibrahimpatnar
 Ranga Reddy District-501 50


Q. Design and Analysis of Astable Multivibrator?



→ output voltage is logic high ^{Quasi} Stable at high voltage

→ Then Trigger pulse goes to low
Q1 R.B C2 high, Q2 turn ON
V_{out} low (Stable state)

1. Operation of Bistable multivibrator? and Merits and Limitations?



→ It is a two stable state device, i.e. stable at Q_1, Q_2

→ Apply $-V_{BB}, +v_{cc}$, Q_1, Q_2 Transistors in R.B so C_3, C_4 charging volt high

→ Apply Trigger input '1' Q_1 R.B C_3 high

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

Q_2 turn ON, C_4 is low (stable at low)


⇒ Then Apply Trigger input "2" Q_2 R.B

C_4 high, Q_1 turn ON C_3 low, so

Q_2 R.B C_4 high (stable at high)

2. Draw the Circuit Diagram of Transistor Miller

Phase Base generator



→ The polarity of Sweep voltage is Negative

→ Inverting Amplifier is used in this case


→ The open circuit gain of amplifier $A_{oc} = -\beta R_L$

→ The Uncertainty is more

→ Source voltage is equal to V_C

4. Realization of AND gate and OR gate using Diode?

AND gate



AND gate Truth table

A	B	C
0	0	0
0	1	0
1	0	0
1	1	1

Boolean Expression

$$C = A \cdot B$$


1. $A=0, B=0$, Diode D1, D2 Both are "Turn ON"
output voltage is zero

2. $A=0, B=1$ Diode D1 "ON", D2 "OFF"
output voltage is zero.

3. $A=1, B=0$ Diode D_1 "OFF", D_2 "ON" again output voltage is equal to zero

4. $A=1, B=1$ Both Diodes are in Reverse Bias so output voltage is equal to ~~one~~ Logic "1".

OR gate



T.P

A	B	C
0	0	0
0	1	1
1	0	1
1	1	1

Boolean Expression: $C = A + B$

1. $A=0, B=0$ D_1, D_2 acting as open circuit so output voltage is "0"

2. $A=0, B=1, D_1$ OFF. D_2 starts $V_{out} = \text{high}$


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Jorahampatnam(M),
Ranga Reddy District-501 506.

3. $A=1, B=0$ D_2 of P , D_1 starts conducting

$$V_{out} = V_{high}$$

4. $A=1, B=1$ D_1, D_2 starts conducting

$$V_{out} = V_{high}$$

	<p style="text-align: center;">SIDDHARTHA INSTITUTE OF ENGINEERING AND TECHNOLOGY Vinoba Nagar, Ibrahimpatnam, R.R Dist.</p>	<p style="text-align: center;">SIET/ACA/F- 01 Rev.00</p>
	<p style="text-align: center;">ASSIGNMENT QUESTIONS FOR PDC</p>	

MID -1 ASSIGNMENT QUESTIONS

1. Draw the output of the low pass RC circuit for different time constant to pulse input and square input pulse ?
2. Classify different types of clipper circuits and explain their operation and also transfer Characteristics?
 - 2.a Positive Clipper ?
 - 2.b Negative clipper?
 - 2.c Positive clipper with positive bias and negative bias?
 - 2.d Negative clipper with Negative bias and positive bias?
3. Difference between high pass, low pass rc circuits for different input signals?

MID -2 ASSIGNMENT QUESTIONS

1. Explain in detailed about Silicon Diode controlled switch circuits?
2. Explain with neat Diagram for the time base Generator of Miller Sweep circuits?
3. Explain with neat Diagram for the time base Generator of Bootstrap circuits?
4. Draw and Explain the working principle of Bistable Multivibrator?
5. Explain the operation of unidirectional and Bi-directional Sampling gates?
6. Realize AND , OR Gate using Diode & Transistor?

PWA

Gr. Jayassri










17U21A0404

Pde Assignment - I





ECE-13


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

* Low Pass RC circuit *








Sl.No	Input Signal	circuit Diagram	Output waveform.
①	<p>Step signal</p> 		
②	<p>Pulse signal.</p> 		
③	<p>Square Signal</p> 		










PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Sl. No	Input signal	Circuit diagram	Output wave forms.	
④ Ramp signal			$RC \gg T$ 	$RC \ll CT$ 

* High Pass RC circuit *


TYPE

① Step signal				
② Pulse signal			$RC \ll t_p$ 	$RC \gg T$ 

Sl.No	Input Signal	Circuit Diagram	Output wave form
<p>③</p>	<p>Square Signal</p> 		<p>Output wave form</p> <p>$RC \ll T$</p>  <p>$RC \gg T$</p>  
	<p>④ Ramp Signal</p> 		


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.

④ Ramp Signal



Supply

Demand

Quantity

Market Surplus

Quantity

Price

0

0

G. Jayasree
17UR1A0404.


PDC - Assignment - 1



**PRINCIPAL
SIDDHARTHA**

Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.


1) Draw the o/p of the low pass RC ckt for different time constant to pulse input & square input signal.



RC low pass ckt


→ Since the reactance of a capacitor decreases with increase of frequency & vice versa. It can be seen that the capacitor offers much large impedance to low frequency components pass out easily to o/p without any appreciable attenuation. Therefore the ckt is Low pass RC ckt.

→ Let pulse signal be applied to L.P. RC ckt.




→ It is evident that for $t > 0$ but $t < t_p$ the pulse width, the pulse voltage is exactly alike a step voltage and hence the o/p voltage increases exponentially from 0 to V_p at the end of the pulse. At $t = t_p$ the i/p voltage drops to zero & hence the o/p decreases exponentially and becomes zero at $t = \infty$ as shown above.

→ let the input signal be square wave given to low pass RC ckt.



→ A square wave is a periodic waveform which maintains itself at one constant level with respect to ground for time t_1 & then changes abruptly to another level and remains constant at that level for time t_2 and repeats itself at regular interval of $T = t_1 + t_2$.



→ If the rise time t_r is quite compared to T , there is no marked distortion of wave form the o/p waveform would be seen.

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar, J. J. Abhimatnam (M),
 Raju Reddy District-501506.
 CG

→ when the o/p voltage is exponentially increasing

$$\text{then, } V_{O1} = V' + (V_1 - V')e^{-t/RC}$$

→ when o/p voltage is exponentially decreasing

$$\text{then, } V_{O2} = V'' + (V_2 - V'')e^{-t - T_1/RC}$$

→ when time constant is very large compared to periodic time - The exponentially curves become practically linear.

Q) classify different types of clipper circuits and explain their operation and also transfer characteristics.

Ans → They are different types of clipper circuits, mainly


- ① Diode clipper ckt
- ② Transistor clipper ckt.
- ③ clipping at two independent level ckt.

① Diode clipper ckt :-


→ clipper is an electronic device which removes some portion of i/p signal. It is an voltage limiter.

→ Types of Diode clipper ckt

i) positive Diode clipper :-




ii) Negative Diode clipper:-



iii) Biased Diode clipper:-

① Positive Biased Diode clipper:-




→ The i/p voltage is 10V and o/p voltage is 5V and Diode across D_1 . The total amount of current pass through the load Resistance ' R_L '.

$$V_o = 0.7V + 5V = 5.7V$$

$$\therefore V_o = \text{Diode cut in Voltage} + V_{\text{Bias}}$$

② Negative Biased Diode clipper:-





→ During +ve half cycle of AC signal. The Diode D_1 is reverse Biase. The applied voltage is equal to the i/p voltage.

→ During -ve half cycle of AC signal. The Diode is forward Bias and it conducts. The voltage R_L is equal to Diode Resistance.


$$V_o = 0.7V + 5V = 5.7V //$$

iv) combination biased Diode clipper:-



$$\begin{aligned} V_o &= 0.7V + V_B \\ &= 0.7V + 5V \\ &= 5.7V \end{aligned}$$

② Transistor clipper circuit:-





Siddhartha
PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.


→ The transistor has two pronounced non-linearities which may be used for clipping purpose. One across from cut-in into the active region, and second occurs when the transistor crosses from the active region to saturation.

→ Transistor operating Regions:-

Transistor (emitter)	Transistor (collector)	operating Region
Forward Bias	Reverse Bias	Active Region
Reverse Bias	Forward Bias	cutoff Region
forward Bias	forward Bias	Saturation Region



→ Input Signal is the Ramp i/P Signal:-




PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.

③ Clipping at two independent levels:-

→ The transfer curve has two breakpoints, for double-ended limiting at independent levels.
 → $V_o(t) = V_i(t) = V_{R1}$, and $V_o(t) = V_i(t) = V_{R2}$.

Diode State during operating:-

i/p ($V_i(t)$)	o/p ($V_o(t)$)	Diode State
$V_i(t) \leq V_{R1}$	$V_o(t) \leq V_{R1}$	D_1 ON, D_2 OFF
$V_{R1} < V_i(t) < V_{R2}$	$V_o(t) = V_i(t)$	D_1 OFF, D_2 OFF
$V_i(t) \geq V_{R2}$	$V_o(t) = V_{R2}$	D_1 OFF, D_2 ON



→ if $V_i \leq V_{R1}$


Diode D_1 is Reverse Bias
 Diode D_2 is forward Bias

→ $V_i \geq V_{R2}$

Diode D_1 is forward Bias
 Diode D_2 is Reverse Bias

$V_o = V_{R1}$

PRINCIPAL
 SIDDHARTHA
 Institute of Engineering & Techno
 Nagar(V), Ibrahimpatnar
 Rang Reddy District-501 50



W


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

G. Jayasree

17UR1A0404

PDC- Assignment-2




PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

5


Q Explain in detailed about Silicon Diode - controlled Switch circuits.

→ Silicon - controlled Switch circuits are the four-layer diodes, in which p and n-type layers are placed alternately as shown in fig (1a) Sequence can be either 'pnpn' or 'npnp'.
→ Here Anode current is used to turn-on and

turn-OFF the device.



Basic Construction




Graphic Symbol.

→ from below circuit, if negative pulse is applied at the anode Gate, transistor 'Q₁' gets forward-biased and will turn-on.

→ During ON- State transistor 'Q₁' gives large current I_{c1} which turns-on, the transistor 'Q₂' and this action repeats and in order to turn OFF the SCS, a positive pulse is applied at the anode Gate.

Handwritten signature in green ink.


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.



Equivalent circuit of SCS:-

→ Generally the collector current I_{C1} is larger than the cathode current which is required to turn-on the 'Q₁' transistor.


Characteristics of SCS:-



→ Volt-ampere characteristics of a three-terminal SCS illustrating that forward break-over voltage is a function of the cathode gate current.

2) Explain with neat Diagram for the time base Generator of Miller Sweep & Bootstrap ckt.

Any



→ Transistor Q₁ acts as ON-OFF switch, Q₂ is a high gain amplifier.

→ When the i/p 'Vi' is positive, Q₁ is ON in saturation. V_A becomes zero. $V_A = 0$


→ Transistor Q₂ remains OFF; $C_s = V_{cc}$

→ when i/p Vi is negative, Q₁ is OFF; 'A' tends to rise to V_{cc}.


→ But due to 'Cs' present in the circuit, 'VA' cannot rise to V_{cc} instantaneously.

→ with Q₁ OFF & A goes up, Q₂ becomes ON. Potential of B tends to decrease to zero, but due to Cs, V_B come down. increases V_A and decreases V_B.

-> The voltage across the capacitor falls. The Result is that C_s discharges linearly. Thus the voltage V_s across the capacitor C_s is a decreasing i.e., Negative going Ramp. (negative feedback).



Boots strap Sweep Time Base Generator:-



-> The transistor Q_1 acts as ON-SWITCH and the transistor Q_2 is an emitter-follower.

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Rangareddy District-501 506.

→ The i/p 'vi' is a pulse voltage or Rectangular wave

→ when 'vi' is positive, transistor goes ON (i.e. Q1)

∴ $V_A = V_{CC}(\text{sat})$

→ Q2 is coupled to collector of Q1. Hence point B

becomes negative w.r.t Vcc, Diode D readily

conducts $V_B \approx V_{CC}$

→ when vi is negative, Q1 is OFF. The 'A'

○ Rises. This voltage increase at A is transmitted to B through Q2 & Capacitor CB. The result is potential of B also rises by same amount.

→ Since Both Vcc and Rc1 (i.e. R3) are fixed.


So. $\frac{V_{CC}}{R_{C1}}$ is constant. I is also constant.

→ Since Q1 is cut off collector current is zero, it's

○ impedance very high (Q2)

→ As this current flows through 'Cs' a ramp voltage is developed.

→ for emitter follower, voltage gain is unity. o/p is ramp.




Sidhartha

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

AMRITA ENGINEERING COLLEGE
K. J. Somaiya Institute of Engineering & Information Technology
W. P. M. J. Somaiya Institute of Engineering & Information Technology

3) Draw & Explain the working principle of bistable multivibrator.



→ when I_1 increases slightly, the voltage drop across the collector resistance R_{C1} increases. Since V_{CC} is fixed, at 'C' decreases, this has effect of decreasing the base current Q_2 .

→ If I_2 decreases, the voltage drop $I_2 R_2$ decreases. Hence the voltage of 'D' point increases.

→ Due to V_{D1} increase the base current Q_1 increases. This increases the collector current

of Q_1 , i.e. I_1 . I_1 further increases, $I_1 R_{C1}$ drop further increases, V_C further decreases

the base current Q_2 further decreases with result that I_2 further


→ It can similarly be shown that I_2 increases even marginally similar sequence of operations would result and ultimately Q_2 would be ON, and Q_1 OFF.

→ Thus, when Q_1 is ON, Q_2 is OFF and when Q_1 is OFF, Q_2 is ON. It may be noted that both transistors are not ON or OFF simultaneously.

→ Thus, there are two stable states which remain indefinitely.

4) Explain the operation of unidirectional and bi-directional sampling gate

A unidirectional Diode Gate:-






→ When the gating signal is at its lower level $-V_2$,

the diode is heavily back biased and there will be no o/p due to the i/p signal. amplitude of i/p signal is larger than the magnitude of this back-biasing voltage.

Principal
SIDDHARTHA
 Institute of Engineering & Technology,
 T. Nagar, Brahmipatnam (M),
 Ranga Reddy District-501 506.

→ when gate signal is $-V_1$, a time-coincident signal i/p pulse may be transmitted to the o/p.

→ The effect of upper level is shown in fig below.



(e) Distortion of the control wave form.

→ fig (a) ; when gate pulse has $-V_2 = -20V$, $V_1 = -10V$. there is no o/p pulse at all.

→ fig (b) ; when $-V_2 = -20V$, $-V_1 = -5V$. +5V. pulse.

→ fig (c); when $-V_2 = -20V$, $-V_1 = 0V$, the o/p is $+10V$ pulse

→ fig (d); when $-V_2 = -20V$, $-V_1 = 5V$, the o/p is $10V$ pulse is

Super imposed on a pedestal of $+5V$.

→ Since unrealistic of fig, because of $R_1 C_1$ network constitutes an integrating network for the gate waveform; therefore gating signal will have exponentially rising & falling edges as in fig (e).

Bi-directional Sampling Gate:-





fig. (a)

→ In fig (a); the signal voltage V_s and the control voltage V_c are applied through the summing resistors R_1 and R_2 to the base of a transistor.

→ when gating is at its lower level N_2 , the transistor is well below cut-off.

- when the gating signal is at the upper level V_1 , the bias brings the transistor into the active region
- so, as long as the gating signal is at its upper level, signals of either polarity appearing at the base will be sampled and will appear amplified at o/p.
- hence fig (a) acts as a bidirectional gate.



→ Fig (b) shows a bidirectional gate using two transistors which are emitter coupled.

→ when the gate signal V_c is at its upper level, the transistor Q_1 is ON, the current through R_E is large enough to raise the emitter voltage to the point where Q_2 is cut-off.

→ when the control signal V_c is at its lower level, Q_1 is cut off & Q_2 is free to operate as an amplifier stage.


→ The signal V_s appears

at the output amplified.



PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar, Warabimpatnam (M),
 Ranga Reddy District-501 506.

5) Realize AND Gate and OR gate using Diode & transistor.

(i) AND Gate Realization:-



(a) two input diode AND Gate (DL)



(b) Two input transistor AND Gate (RTL)

→ when both A & B are low; i.e. $A=0V$ & $B=0V$, both the diodes D_1 & D_2 are ON. current flows through R, D_1 & D_2

→ Almost all the supply voltage drops across R. Hence, the o/p voltage is $X=0V$ (logic 0)

→ when, $A=0V$, $B=5V$; D_1 is ON, D_2 is off. current flows through R and D_1 and same happens i.e. $X=0V$

→ when, $A=5V$ & $B=0V$, D_1 is off, D_2 is ON. Again supply voltage drops across R. o/p voltage $X=0V$.

→ when $A=5V$ & $B=5V$, Both D_1 & D_2 off. No current flows through R. Hence o/p voltage $X=5V$ (logic 1)

I/P A	I/P B	O/P X
0	0	0
0	1	0
1	0	0
1	1	1

Truth Table:-

Siddhartha

PRINCIPAL
SIDDHARTHA

Institute of Engineering & Technology
Vinobha Nagar(V), Ibrahimpatnam(I)
Ranga Reddy District-501 506.

Siddhartha Institute of Engineering & Te

Vinobhanagar, Ibrahimpatnam, R.R. Dist.

CASH VOUCHER

No.....

Date .

Paid to..... Dr. V.V.S. Murthy.....

Ledger.....

Towards..... FDP registration fee
at Vignam Institute of technology & science

Rupees..... Five hundred rupee only

.....only

TOTAL

S.V. Lakshmi
Passed by


Principal

→ when $A = +5V$ & $B = 0V$, Here D_1 is F.B & D_2 is R.B. current flows through D_1 & R i.e. $X = 5V$

→ when $A = 0V$ & $B = +5V$, D_1 is OFF and D_2 is ON. current flows through D_2 and R and the o/p voltage $X = 5V$ (logic 1).

→ when $A = +5V$ & $B = +5V$, Both D_1 & D_2 are ON, current flows through D_1 & D_2 and R and o/p is $X = +5V$.

Truth Table:-

Inputs		O/P
A	B	X
0	0	0
0	1	1
1	0	1
1	1	1

→ In transistor OR Gate (RTL OR gate), when $A = 0V$ and $B = 0V$, Both T_1 & T_2 are OFF. T_3 gets enough base drive; $X = 0.3V \approx 0V$ (logic 0).

→ when $A = 0V$ and $B = 5V$, T_1 is OFF & T_2 is ON. current flows through T_2 and T_3 is OFF. $X = +5V$ (\because no voltage drop across it).










→ when $A = 5V$ & $B = 0V$, T_1 is ON & T_2 is OFF. and T_3 is OFF. so no voltage drop across it. $X = +5V$

→ when $A=5V$ and $B=5V$, Both T_1 & T_2 are ON. current flows through T_1 and T_2 and T_3 is OFF, since T_3 does not get enough base drive. no current flows through its collector resistance R_c . so no voltage drop across it. Hence

$$X = +5V$$

Handwritten signature




Handwritten signature
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinebha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

S.No	Input Signal	Circuit	Output Signal
1.	<p>Step Signal</p> 		<p>Output Signal</p> 
2.	<p>pulse Signal</p> 		
	<p>Sawtooth Signal</p> 		




5/5

Institute of Engineering & Technology
SIDDHARTH A
Vinobha Nagar (V), Ibrahimpatnam (M),
K.Ranga Reddy District-501 506.




4. Ramp Signal



5. Step Signal



6. pluse Signal



S.No






Input

Circuit

Output Signal

7.

Sawtooth Signal





Institute of Engineering & Technology
 Vinobha Nagar (V), B. O. (B. O. in part) (M)
 Ranga Reddy District-501 506.

PRINCIPALS
 SIDDHARTHA

Group Signal.

1) draw the o/p of the low pass RC circuit for different time constant to pulse i/p, square i/p.

* low pass RC circuit:-



→ As above the circuit is lowpass ckt is only allows the low frequency signal and attenuation high frequency signal for low frequency signal.

$$f=0 \quad x_c = \text{high}(\infty) \uparrow ; \quad x_c = \frac{1}{2\pi fc}$$

→ for high frequency signal.

$$f = \text{high}, \quad x_c = \text{low}(0) \downarrow$$

→ for low frequency signal capacitor acts as open circuit so we can measure the voltage across the capacitor.

→ as frequency is very low or we get max. voltage and frequency increases voltage decreases linearly

$$V_o = I R \quad \text{--- (1)}$$

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

$$I = \frac{v_{in}}{R_T} = \frac{v_{in}}{R - X_C}$$

$$I = \frac{v_{in}}{R - \frac{1}{2\pi f C}}$$

$$I = \frac{v_{in}}{R \left[1 - \frac{1}{2\pi R f C} \right]}$$

$$I = \frac{v_{in}}{R \left[1 - \frac{f_1}{f} \right]} \quad f_1 = \frac{1}{2\pi R C}$$

$$V_{\phi} = \frac{v_{in}}{R \left[1 - \frac{f_1}{f} \right]} \times R$$

$$V_o = \frac{v_{in}}{\left[1 - \frac{f_1}{f} \right]}$$

$$\frac{V_o}{v_{in}} = \frac{1}{\left[1 - \frac{f_1}{f} \right]}$$



$$\text{Gain (A)} = \frac{V_o}{v_{in}} = \frac{1}{\left[1 - \frac{f_1}{f} \right]}$$

$$\left| \frac{V_o}{v_{in}} \right| = \frac{1}{\sqrt{1 + \left(\frac{f_1}{f} \right)^2}}$$

at $f_L = f$.

$$\left| \frac{V_0}{V_i} \right| = \frac{1}{\sqrt{1+1}} = \frac{1}{\sqrt{2}} = 0.707$$

* Response of low RC circuit for pulse input:-



$$\tau = RC$$

$V =$ Amplitude of I/P signal.

→ If the constant RC of ckt is very large at end of pulse V_0 is $V(1 - e^{-t/RC})$ and o/p will decrease to zero from this $\tau = RC$

it takes less time to charge - is " $V_p < V$ "

$\tau = 20ms$ capacitor slowly charging.

$$V_{01} = V(1 - e^{-t_1/RC})$$

$$V_{02} = V(1 - e^{-t_2/RC})$$


only
PRINCIPAL
SIDDHARTHA

Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.


$$t_s = t - t_p$$

$$v_o = v_c [1 - e^{-(t-t_p)/RC}]$$

* Response of low pass RC ckt for square wave i/p:-



output:-



→ waveform which maintains it self at one constant level v for a time T_1 and at other constant level $'v'$ for a time T_2 and which is called square wave. a period $T = T_1 + T_2$ is called square wave.



SIDDHARTHA

INSTITUTE OF ENGINEERING & TECHNOLOGY

(Approved by AICTE & Affiliated to JNTU)

Vinobha Nagar, Ibrahimpatnam, Ranga Reddy Dist - 501 506, Telangana, INDIA.

Ph: 08414-222799, 9177607659. Fax: 08414-222399

E-mail: info@siddhartha.ac.in; www.siddhartha.ac.in



College Code -TP

Date: 05/09/2020.

Financial Support Request Letter

1. Name of the staff member : Dr. S. Vijaya Mohan Rao
2. Designation : Professor
3. Department : Civil
4. Conference /publication/membership fee/workshop/fdp certificate details:
Advanced Computing Applications in Civil Engineering.
At. Vignam Institute of Technology & Science.
5. Date and duration of the program : 07-09-2020 to 11-09-2020.
6. Associating professional body/agency : _____
7. Financial supports particulars(Rs.) : _____
 - i) Registration charges : 800/-
 - ii) Travelling allowances : _____
 - iii) Membership fee : _____
 - iv) Other if any : _____

Date :

S. Vijaya Mohan Rao
signature of the staff member

1. Recommendations of the HoD : Recommended - [Signature]
2. Recommendations of the IQAC : Recommended [Signature]
3. Recommendations of the Principal : [Signature]

Sanctioned/Not Sanctioned


Account department

Accountant :

Date :





output wave form




- during the positive half cycle of AC signal diode is forward bias.
- during the negative half cycle of AC signal diode is reverse bias.
- current pass through the diode is after 0.7V.
- The output is same as the i/p signal.

* negative diode clipper:-



output wave-form



PRINCIPAL
SIDIHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpet(M),
 Rangareddy District-501506.

→ during the positive half cycle of AC signal diode is reverse bias.



→ during the negative half cycle of AC signal diode is forward bias.

→ current pass through the diode after 0.7V

→ The output is same as input signal.

* Biased diode clipper

(a) positive diode clipper:-



→ during the positive half cycle of AC signal is forward bias.

→ v_{Bias} voltage is acting as

→ 0.7V as 0.7V is cut in voltage of silicon diode.

PRINCIPAL
 SIDDHARTH
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Orange, Koppal District, 501 506.

→ The output voltage will be equal to the cut in the voltage diode pulse voltage drop across V_{Bias} .

→ If voltage always greater than the bias voltage.


Ex - $0.7V + 5V = 5.7V = V_0$

If $V_{Bias} = 2V$, $V_i = 3V$


$V_0 = 0.7V + V_{Bias}$

$V_0 = 0.7V + 2V$


$V_0 = 0.8V$



* negative biased diode clipper:-



output waveform:-



→ during the negative half cycle AC signal diode is forward bias.



→ during the positive half cycle diode is reverse bias.

After from the 0.7V cut in voltage across the diode

→ V_{out} is equal to input signal.

→ It acting as a short ckt.

* combination biased diode clipper:-



$v_{in} = 10V, V_{B1} = 5V, V_{B2} = 5V$

$v_o = 0.7 + V_{B1}$

$v_o = 0.7 + 5V$

$v_o = 5.7V$

$v_o = 5.7V$

Handwritten signature

P. Ramya

17TP1A0465

PDC - II



PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

Handwritten notes in the upper left quadrant, including the word "MUSIC" and some illegible scribbles.

Handwritten notes on the left side of the page.

Handwritten notes in the middle right section of the page.

Handwritten notes in the lower left quadrant.


Handwritten notes at the bottom left corner.

SI
STATE OF
MISSISSIPPI
Library

1) explain in detail about silicon controlled switch (SCR).

→ silicon controlled switch is a basic electronic device.

→ It is constructed by using P+N type semiconductor.




→ It is a two terminal device.

(anode (-) cathode (+))

→ It is having three junctions. J_1 , J_2 and J_3 .

output characteristics:-



logic symbol



I_H → Holding current

I_{BO} → break over current

V_{BO} → Break over voltage

V_H → Holding voltage


Applications

- Rectifiers.
 - Motor controllers.
 - Power regulators.
 - Relays.
- when transistor without applying the Gate i.e. The construction of the PN junction diode is working as a normal diode.
- If $V_G < 0$ it is reverse bias and it allows the flow of current through P+N type.
- Silicon controlled switch is used in motor controlled.


② explain with neat diagram for the following time base Generators. (a) Miller sweep. (b) Boot strap sweep.

* Miller sweep time base Generator:-

→ It is an electronic device, which generates time base signal in which amplitude varies with respect to time.



output wave form:-



→ Transistor Q_1 acts as ON-off switch and Q_2 is high gain Amplifier.

→ The i/p v_i is pulse or rectangular voltage.

→ When i/p signal is v_i is positive Q_1 become ON goes into The saturation region The potential of Point A

V_A becomes zero

$$V_A = V_{CC} = 0$$

→ Transistor Q_2 remains off since it cannot get the necessary base drive point B' potential is V_{CC} voltage across the capacitor.

→ Q_1 off and potential of A' going up Q_2 become. ON the potential of B' tends to decrease to zero but ~~become~~ because of the capacitor is C_5 V_A gradually is increases V_B is gradually is decreases. The voltage across the capacitor progressively falls.

(b) * Boot strap sweep time base generator:-


→ The transistor Q_1 acts as on-off switch and the transistor Q_2 is an emitter follower.

→ The i/p v_i is a pulse voltage (or) rectangular wave.

→ when the i/p signal v_i is positive transistor Q_1 becomes ON goes into saturation.

∴ potential point A $V_A = V_{CC}$ (sat)


→ The emitter of Q_2 is coupled to the base of Q_1 through the capacitor is C_3



→ point 'B' become negative w.r to vcc diode. D readily conducts with the result the potential $V_B \approx V_{CC}$

→ If v_i goes negative, Q_1 become off the potential of A rises the increases of voltage at A is transmitted to B through Q_2 capacitor C_1 This is the principle of boot strap

Output wave




[Handwritten signature]

③ draw and explain The working principle of bistable multivibrators

Bistable multivibrators:-

It is a stable at logic '0' and logic '1' state.

design and analysis of Bistable multivibrator:-



→ It is a vibrator is two stage

→ multivibrator are used design The

→ when V_{max} apply to both Q_1 and Q_2 transistor

when we apply that the transistor is off so the current does not pass through the collector to base, to emitter.


Principal
SIDDHARTH
Institute of Engineering & Technology,
Yinobha Nagar (V), Murahimparamam (M),
Ranga Reddy District-501 506.

→ when The transistor is ON it acts as a saturation region and The voltage is V_{max} ↑

→ when The transistor is off it acts as cut off region so The voltage is V_{min} ↓


→ when two transistors are off The current passes through R_1, R_2, R_5 and C_2 so That The capacitors are charged.

output wave-form:-



A) explain The operation of uni direction and Bi-direction sampling gate.

* uni-directional sampling gate:-



→ control input decides the PN junction diode is open ckt. (00) short ckt.

→ If the control I/P signal is low PN junction does not connect.


→ anode is very less component to cathode then the diode act as a reverse bias.

→ Then the O/P is zero of open ckt ($V_0 = 0$)

→ when the I/P signal is high then T_q acts and the diode is open ckt. then the output is maximum ($V_0 = \text{max}$).


→ T_q is transmission period (or) selection period.

output wave form:-



SI: *[Signature]*
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

* Bi-directional sampling Gate -



→ It produces the +ve waveforms and -ve waveforms are continuously.

→ during the -ve low control I/P forward bias D1 is off D2 is ON.

→ during the +ve high control I/P is forward bias D1 (diode) is ON and D2 is off. It passes through the resistance.


→ Bi-directional sampling gate is both (+ve) and (-ve) half cycle of the I/P signal.

Siddhartha

PRINCIPAL
SIDDHARTHA

Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

output wave forms:-



5) realize and The AND and OR Gate using diode transistors.

PRINCIPAL
SUDHAKAR
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Rangareddy District-501 506.


Truth table

Input		output
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

AND gate is logic gate with multiple numbers of i/p's but only one output. The output of AND gate is logic '1' (or) high only. If all the inputs are high else the output is zero.

→ 2 input AND gate using diodes. The inputs are indicated by 'A' and 'B' and 'Y' indicates the output.

* Implementation of AND gate using transistor:-



$$C = A \cdot B$$

Truth-table.

A	B	C = A · B
0	0	0
0	1	0
1	0	0
1	1	1

→ If A=0, B=0 both Q1 & Q2 are off. It is open circuit current does not allow Q1 & Q2. The output voltage is 0. The transistor acts as a cut off region.

→ If A=0, B=1 when we apply +VCC current pass through Q1 and current does not allow the current to pass through Q2.


→ for $A=1, B=0$ Q_1 is ON current passes through Q_1 & Q_2 is off output V_0 is '0'

→ for $A=1, B=1$ both Q_1 & Q_2 transistor are ON current passes from V_{CC} to load resistance R_L and passes through ground output voltage V_0 is '1'

Implementation of OR gate using diode:-

→ OR gate is an electronic device it can perform OR-operation b/w given operands.

Logic symbol:-




truth table.

A	B	$C = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

→ In OR Gate operation both the i/p's are low then the o/p is low. otherwise, in all cases output is high

Implementation using diode:-



PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.


→ If we give input $A=0, B=0$ PN junction diode is open circuit there is no current is passes Through D_1 and D_2 The o/p voltage v_o is '0'

→ If $A=0, B=1$. Q_1 transistor is off but Q_2 transis - tor is ON and passes Through load resistance R_L o/p voltage v_o is 1

→ If $A=1, B=0$ passes Through load resistance R_L and o/p voltage v_o is '1'

→ If we give $A=1, B=1$ Through passes both The diodes D_1 & D_2 is ON Then The o/p voltage v_o '1' & current passes Through load resistance R_L and go to the ground.

Implementation of OR gate using transistor:-




→ If $A=0$, $B=0$ transistor Q_1 & Q_2 is off output voltage V_o is '0'. $A=0$, $B=0$ current is open circuit

→ $A=0$, $B=1$, Q_1 is off and Q_2 is ON current passes through Q_2 V_o is '1'

→ If $A=1$, $B=0$ current pass through Q_1 & Q_2 is ON. Q_2 is off output voltage V_o is '1'

→ If $A=1$, $B=1$ current passes through Q_1 & Q_2 both. The transistor are 'ON' then the output voltage is V_o is '0'.

W


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.



SIDDHARTHA

INSTITUTE OF ENGINEERING & TECHNOLOGY
(Approved by AICTE & Affiliated to JNTU)

Vinobha Nagar, Ibrahimpatnam, Ranga Reddy Dist – 501 506, Telangana, INDIA.
Ph: 08414-222799, 9177607659. Fax: 08414-222399
E-mail: info@siddhartha.ac.in; www.siddhartha.ac.in



College Code -TP

Date: 16/11/2019

Financial Support Request Letter

1. Name of the staff member : Uday Bhaskar Nalah
2. Designation : Assistant professor
3. Department : Civil
4. Conference /publication/membership fee/workshop/fdp certificate details:
Auto desk auto CAD
at MCR Institute of Technology
5. Date and duration of the program : 18/11/2019 to 22/11/2019
6. Associating professional body/agency : _____
7. Financial supports particulars(Rs.): _____
 - i) Registration charges : 0800/-
 - ii) Travelling allowances : _____
 - iii) Membership fee : _____
 - iv) Other if any : _____

Date :

[Signature]
signature of the staff member

1. Recommendations of the HoD : Recommended - [Signature]
2. Recommendations of the IQAC : Recommended [Signature]
3. Recommendations of the Principal : Recommended [Signature]

Sanctioned/Not Sanctioned

Account department

Accountant :

Date :



The following is a list of the
 names of the persons who
 were present at the meeting
 held on the 15th day of
 the month of January 1954
 at the residence of the
 Secretary, the Indian
 National Congress, 20
 Park Road, Madras.
 The names of the persons
 present are as follows:

INDIAN
 NATIONAL CONGRESS
 Institute of Engineers & Technicians
 20 Park Road, Madras 20

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

Department:

E C E

Course Outcome Attainment - Internal Assessments

Name of the faculty :	T KRISHNARAJUNA RAO	Academic Year:	2018-2019
Branch & Section:	A&B	Exam:	PDC INTERNAL-I
Course:	B.TECH	Semester :	II-SEM

Sl.No	Roll Number	Question No.				Objective	Assignment
		1	2	3	4		
Maximum Marks		5	5	5	5	10	5
1	15TP1A04A1	4				7	0
2	16TP1A0410	4				7	0
3	16TP1A0428	5				10	5
4	16TP1A0434	3				3	5
5	16TP1A0447	4				8	0
6	17TP1A0401	5				5	10
7	17TP1A0402	5				5	10
8	17TP1A0403	5				5	10
9	17TP1A0404					5	10
10	17TP1A0405					5	5
11	17TP1A0406					5	5
12	17TP1A0407					5	5
13	17TP1A0408					5	5
14	17TP1A0409					5	5
15	17TP1A0411	5				5	10
16	17TP1A0412	5				5	10


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

17	17TP1A0413	5				5	10	5
18	17TP1A0414	5		5			10	5
19	17TP1A0416	4		4			8	5
20	17TP1A0417				5	5	9	5
21	17TP1A0418			4		4	9	5
22	17TP1A0419			5		5	10	5
23	17TP1A0420	5			5		10	5
24	17TP1A0421	5			5		10	5
25	17TP1A0423			5			10	5
26	17TP1A0424			5		5	10	5
27	17TP1A0425	4		5		5	10	5
28	17TP1A0427				4		9	5
29	17TP1A0428	5			5	5	10	5
30	17TP1A0430			5			10	5
31	17TP1A0431			5		5	10	5
32	17TP1A0432	5		5		5	10	5
33	17TP1A0433	5		5			10	5
34	17TP1A0434	5				5	10	5
35	17TP1A0435	5		5			10	5
36	17TP1A0436	5		5			10	5
37	17TP1A0437	5				5	10	5
38	17TP1A0438					5	9	5
39	17TP1A0439	5		5		5	10	5
40	17TP1A0441	5				5	10	5
						5	9	5

[Handwritten signature]

Institute of Engineering & Technology
 (IET) Lucknow
 (U.P.) India
 Phone: 0522-2209200

41	17TP1A0442	5							
42	17TP1A0443		5					10	5
43	17TP1A0444		5		5			10	5
44	17TP1A0445				5	5		10	5
45	17TP1A0446				5	5		9	5
46	17TP1A0447	5	5					10	5
47	17TP1A0448	5	5					10	5
48	17TP1A0449		5			5		10	5
49	17TP1A0450	5				5		10	5
50	17TP1A0451	5	5					10	5
51	17TP1A0452	5			5			10	5
52	17TP1A0453	5	5					10	5
53	17TP1A0454	5			5			9	5
54	17TP1A0455	5	5					10	5
55	17TP1A0457	5	5					10	5
56	17TP1A0458				4	3		10	5
57	17TP1A0459	5	5					10	5
58	17TP1A0460		5			5		10	5
59	17TP1A0461		5		5			9	5
60	17TP1A0462	5				5		10	5
61	17TP1A0464	5				5		10	5
62	17TP1A0465	5	5					10	5
63	17TP1A0466	5			5			9	5
64	17TP1A0467	5	5					10	5
			5		5			10	5


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.


902 102-10000 (0000) 0000
 (Investment) (1000) 1000
 00000000000000000000
AUTHENTIC
 00000000000000000000

Handwritten signature/initials

65	17P1A0469			5		5	10	5
66	17P1A0472			5		5	9	5
67	17P1A0473					5	9	5
68	17P1A0474					5	9	5
69	17P1A0475			4		4	9	5
70	17P1A0476					5	10	5
71	17P1A0477			5		4	9	5
72	17P1A0479			4			10	5
73	17P1A0480			4		4	10	5
74	17P1A0481			5			10	5
75	17P1A0482			4		5	9	5
76	17P1A0483			5			10	5
77	17P1A0484					5	9	5
78	17P1A0485			5			9	5
79	17P1A0401			5		4	10	5
80	17P1A0404			5		5	10	5
81	18P5A0401			3		4	8	0
82	18P5A0402			5		5	7	5
83	18P5A0404			5			8	3
84	18P5A0405			5		4	8	3
85	18P5A0407			5		3	9	3
86	18P5A0408			3			8	4
87	18P5A0409			4			9	3
88	18P5A0410			4			10	4

Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

SIDDHARTHA
 PRINCIPAL



4	4	4	4			18TP5A0411	89
4	7		4			18TP5A0412	90
4	9		4			18TP5A0413	91
4	10		5			18TP5A0414	92
4	9		5		4	18TP5A0415	93
4	9		5			18TP5A0416	94
4	8		5			18TP5A0417	95
3	9		5			18TP5A0418	96
4	8		4			18TP5A0419	97
4	10		5			18TP5A0420	98
4	9		5			18TP5A0421	99
4	9			4		18TP5A0422	100
4	9		5			18TP5A0423	101
3	9		4			18TP5A0424	102
4	9		5			18TP5A0425	103
4	8		5		4	18TP5A0426	104
4	7		5			18TP5A0427	105
4	9		5			18TP5A0428	106
4	8		4	5		18TP5A0429	107
5	10		5			18TP5A0430	108
5	10		4			18TP5A0431	109
4	9		4		5	18TP5A0432	110
4	9		5			18TP5A0433	111
4	10		4			18TP5A0435	112
4	4		4				

113	18TP5A0436				4	5	10	5
114	18TP5A0437							
115	18TP5A0438	5	5				9	5
116	18TP5A0439	4	4				8	5
			5	5			7	5
Total Score		323	257	217	260		1503	525
Total Number of students		71	58	48	55		116	116
Average Score		4.6	4.7	4.6	4.8		9.2	4.5

No. of students > target score	71	58	48	55	114	111
% of students > target score	100	100	100	100	98.2	95.6

Course Outcome Mapping with each Question

Course outcome - 1	Y	Y			Y	Y
Course outcome - 2			Y	Y	Y	Y
Course outcome - 3					Y	Y
Course outcome - 4						
Course outcome - 5						

Course Outcome Attainment based on Exam Questions in terms of percentage of total students when mapped to each question

Course outcome - 1	100	100			99	95.6
Course outcome - 2			100	100	99	95.6
Course outcome - 3					99	95.6
Course outcome - 4						
Course outcome - 5						

Institute of Technology & Management
 18TP5A0436
 18TP5A0437
 18TP5A0438
 18TP5A0439
 2015-2016
 102-201

Handwritten signature

Attainment for all components	Subjective	Objective	Assignment	Overall	Attainment Level
Course outcome - 1	100	99	95.6	98.2	3
Course outcome - 2	100	99	95.6	98.2	3
Course outcome - 3		99	95.6	97.3	3
Course outcome - 4					
Course outcome - 5					
Overall Course attainment as average attainment level					3

Sl.No	Roll Number	Target %= 50%					
		Question No.				Obj1	AI
Maximum Marks		1	2	3	4	5	5
		Target score		2.5	2.5	2.5	2.5
1.	15TP1A04A1	1		1		1	0
2.	16TP1A0410	1	1			1	0
3.	16TP1A0428	1	1			1	1
4.	16TP1A0434	1	1			0	1
5.	16TP1A0447	1	1			1	0
6.	17TP1A0401	1			1	1	1
7.	17TP1A0402	1		1		1	1
8.	17TP1A0403	1	1			1	1
9.	17TP1A0404		1	1		1	1
10.	17TP1A0405			1	1	1	1


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

අනුමැතිය ලබාදීම සඳහා
 අදාළ තොරතුරු සපුරා ඇති බවට
 තීරණය කර ඇත.

අනුමැතිය
 ලබාදීම

25/11

11.	177P1A0406				1	1	1
12.	177P1A0407				1	1	1
13.	177P1A0408				1	1	1
14.	177P1A0409				1	1	1
15.	177P1A0411				1	1	1
16.	177P1A0412				1	1	1
17.	177P1A0413				1	1	1
18.	177P1A0414				1	1	1
19.	177P1A0416				1	1	1
20.	177P1A0417				1	1	1
21.	177P1A0418				1	1	1
22.	177P1A0419				1	1	1
23.	177P1A0420				1	1	1
24.	177P1A0421				1	1	1
25.	177P1A0423				1	1	1
26.	177P1A0424				1	1	1
27.	177P1A0425				1	1	1
28.	177P1A0427				1	1	1
29.	177P1A0428				1	1	1
30.	177P1A0430				1	1	1
31.	177P1A0431				1	1	1
32.	177P1A0432				1	1	1
33.	177P1A0433				1	1	1
34.	177P1A0434				1	1	1

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.



35.	17TP1A0435	1	1	1	1	1
36.	17TP1A0436	1	1	1	1	1
37.	17TP1A0437	1	1	1	1	1
38.	17TP1A0438	1	1	1	1	1
39.	17TP1A0439	1	1	1	1	1
40.	17TP1A0441	1	1	1	1	1
41.	17TP1A0442	1	1	1	1	1
42.	17TP1A0443	1	1	1	1	1
43.	17TP1A0444	1	1	1	1	1
44.	17TP1A0445	1	1	1	1	1
45.	17TP1A0446	1	1	1	1	1
46.	17TP1A0447	1	1	1	1	1
47.	17TP1A0448	1	1	1	1	1
48.	17TP1A0449	1	1	1	1	1
49.	17TP1A0450	1	1	1	1	1
50.	17TP1A0451	1	1	1	1	1
51.	17TP1A0452	1	1	1	1	1
52.	17TP1A0453	1	1	1	1	1
53.	17TP1A0454	1	1	1	1	1
54.	17TP1A0455	1	1	1	1	1
55.	17TP1A0457	1	1	1	1	1
56.	17TP1A0458	1	1	1	1	1
57.	17TP1A0459	1	1	1	1	1
58.	17TP1A0460	1	1	1	1	1

59.	17TP1A0461							
60.	17TP1A0462							
61.	17TP1A0464							
62.	17TP1A0465							
63.	17TP1A0466							
64.	17TP1A0467							
65.	17TP1A0469							
66.	17TP1A0472							
67.	17TP1A0473							
68.	17TP1A0474							
69.	17TP1A0475							
70.	17TP1A0476							
71.	17TP1A0477							
72.	17TP1A0479							
73.	17TP1A0480							
74.	17TP1A0481							
75.	17TP1A0482							
76.	17TP1A0483							
77.	17TP1A0484							
78.	17TP1A0485							
79.	17UR1A0401							
80.	17UR1A0404							
81.	18TP5A0401							
82.	18TP5A0402							0

Handwritten signature

PRINCIPAL
 ZEDHAKTHA
 Institute of Engineering & Technology
 Vaddurthi Road, Hyderabad-500082
 Phone: 011-26101234


83.	18TP5A0404							
84.	18TP5A0405							
85.	18TP5A0407							
86.	18TP5A0408							
87.	18TP5A0409							
88.	18TP5A0410							
89.	18TP5A0411							0
90.	18TP5A0412							
91.	18TP5A0413							
92.	18TP5A0414							
93.	18TP5A0415							
94.	18TP5A0416							
95.	18TP5A0417							
96.	18TP5A0418							
97.	18TP5A0419							
98.	18TP5A0420							
99.	18TP5A0421							
100.	18TP5A0422							
101.	18TP5A0423							
102.	18TP5A0424							
103.	18TP5A0425							
104.	18TP5A0426							
105.	18TP5A0427							
106.	18TP5A0428							


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinubha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

107.	18TP5A0429			1	1	1	1
108.	18TP5A0430			1	1	1	1
109.	18TP5A0431			1		1	1
110.	18TP5A0432			1	1	1	1
111.	18TP5A0433			1	1	1	1
112.	18TP5A0435			1	1	0	1
113.	18TP5A0436			1	1	1	1
114.	18TP5A0437	1	1			1	1
115.	18TP5A0438	1	1			1	1
116.	18TP5A0439		1	1		1	1
Total Students more than target score Count		68	55	47	54	112	111
% students greater than target		68	55				

Attainment Level	Overall attainment
1	≥60%
2	≥70%
3	≥80%

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY			
Department:			
Overall Course Outcome Attainment as per University result			
Name of the faculty :	T KRISHNARJUNA RAO	Academic Year:	2018-2019
Branch & Section:	ECE	Exam:	PDC / INTERNAL -I
Course:		Semester:	II


 T. KRISHNARJUNA
 RAO
 Head of Department
 ECE
 Siddhartha Institute of Engineering & Technology
 Bangalore

S. No	REG. NO	TOTAL, Max score: 75
1.	15TP1A04A1	15
2.	16TP1A0410	24
3.	16TP1A028	44
4.	16TP1A0434	21
5.	16TP1A0447	19
6.	17TP1A0401	44
7.	17TP1A0402	21
8.	17TP1A0403	44
9.	17TP1A0404	44
10.	17TP1A0405	44
11.	17TP1A0406	44
12.	17TP1A0407	44
13.	17TP1A0408	44
14.	17TP1A0409	44
15.	17TP1A0411	44
16.	17TP1A0412	44
17.	17TP1A0413	44
18.	17TP1A0414	44
19.	17TP1A0416	21


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

177P1A0417
 177P1A0418
 177P1A0419
 177P1A0420
 177P1A0421
 177P1A0423
 177P1A0424
 177P1A0425
 177P1A0427
 177P1A0428
 177P1A0430
 177P1A0431
 177P1A0432
 177P1A0433
 177P1A0434
 177P1A0435
 177P1A0436
 177P1A0437
 177P1A0438
 177P1A0439
 177P1A0441
 177P1A0442
 177P1A0443

44	177P1A0417	20.
21	177P1A0418	21.
19	177P1A0419	22.
44	177P1A0420	23.
37	177P1A0421	24.
21	177P1A0423	25.
21	177P1A0424	26.
19	177P1A0425	27.
44	177P1A0427	28.
44	177P1A0428	29.
44	177P1A0430	30.
44	177P1A0431	31.
21	177P1A0432	32.
44	177P1A0433	33.
44	177P1A0434	34.
44	177P1A0435	35.
44	177P1A0436	36.
44	177P1A0437	37.
44	177P1A0438	38.
44	177P1A0439	39.
44	177P1A0441	40.
21	177P1A0442	41.
44	177P1A0443	42.

Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

PRINCIPAL



44	177P1A0444	44
37	177P1A0445	44
44	177P1A0446	44
44	177P1A0447	44
44	177P1A0448	44
44	177P1A0449	44
44	177P1A0450	44
44	177P1A0451	44
44	177P1A0452	44
44	177P1A0453	44
44	177P1A0454	44
44	177P1A0455	44
44	177P1A0457	44
44	177P1A0458	44
44	177P1A0459	44
21	177P1A0460	44
44	177P1A0461	44
44	177P1A0462	44
44	177P1A0464	44
44	177P1A0465	44
44	177P1A0466	44
44	177P1A0467	44
44	177P1A0469	44
65.		

66.	17TP1A0472	21
67.	17TP1A0473	37
68.	17TP1A0474	21
69.	17TP1A0475	37
70.	17TP1A0476	21
71.	17TP1A0477	44
72.	17TP1A0479	37
73.	17TP1A0480	44
74.	17TP1A0481	37
75.	17TP1A0482	44
76.	17TP1A0483	37
77.	17TP1A0484	44
78.	17TP1A0485	44
79.	17UR1A0401	44
80.	17UR1A0404	59
81.	18TP5A0402	37
82.	18TP5A0404	37
83.	18TP5A0405	21
84.	18TP5A0407	Ab
85.	18TP5A0408	44
86.	18TP5A0409	44
87.	18TP5A0410	21
88.	18TP5A0411	Ab

Kanya Kalyan District-301 200
 Vardha, Kalyan (W), Maharashtra (42)
 Institute of Learning & Technology
 SIDDHARTHA
 PRINCIPAL

3/4/25

I have the honor to acknowledge the receipt of your letter of the 14th inst. in relation to the above mentioned matter. I am sorry that I cannot give you a more definite answer at this time, but I am sure that you will understand the reasons therefor. I am sure that you will understand the reasons therefor. I am sure that you will understand the reasons therefor.



J. B. ...
 ...

I am sure that you will understand the reasons therefor. I am sure that you will understand the reasons therefor. I am sure that you will understand the reasons therefor.

BEYOND THE SYLLABUS

What are some of the differences between CMOS and TTL signals and how do they compare?

Solution

Characteristics of CMOS logic:

- Dissipates low power: The power dissipation is dependent on the power supply voltage, frequency, output load, and input rise time. At 1 MHz and 50 pF load, the power dissipation is typically 10 nW per gate.
- Short propagation delays: Depending on the power supply, the propagation delays are usually around 25 nS to 50 nS.
- Rise and fall times are controlled: The rise and falls are usually ramps instead of step functions, and they are 20 - 40% longer than the propagation delays.
- Noise immunity approaches 50% or 45% of the full logic swing.
- Levels of the logic signal will be essentially equal to the power supplied since the input impedance is so high.
- Voltage levels range from 0 to VDD where VDD is the supply voltage. A low level is anywhere between 0 and 1/3 VDD while a high level is between 2/3 VDD and VDD.

Characteristics of TTL logic:

- Power dissipation is usually 10 mW per gate.
- Propagation delays are 10 nS when driving a 15 pF/400 ohm load.
- Voltage levels range from 0 to Vcc where Vcc is typically 4.75V - 5.25V. Voltage range 0V - 0.8V creates logic level 0. Voltage range 2V - Vcc creates logic level 1.


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga Reddy District – 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in

TEACHER FEEDBACK ON CURRICULUM

Name: J. Nagarajy	Section: A
Subject: EMTL	Year: III
Academic Year: 2019-20	Semester: I


Grade the degree to which the prescribed syllabus and curriculum augments their defined objectives with
(a)High-3 (b)Moderate-2 (c)Low-1 (d)Poor-0

S.NO	CONTENT	GRADE
1.	Relevance of text books and reference books to the prescribed syllabus	3
2.	Whether the course content help student to acquire employment	3
3.	Extent the course is framed based in the needs of the follow on courses	2
4.	Whether any relevance between syllabus and course	3
5.	Does the course provide adequate hands on training	2
6.	Extent to which the curriculum requires modern books usage	2
7.	Whether the course content meet industrial requirement	3

COURSE NAME	GAPS IDENTIFIED
EMTL	Vector Analysis.

Suggestions if any: ➔


Signature


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.





SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited by NBA, Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga reddy District – 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in

STUDENT FEEDBACK

Year	III	Section	ECE-B
Academic year	2026-2027	Semester	I

Give grading to which the syllabus augments course in attaining their defined objectives with (a) high-3 (b) moderate-2 (c) low-1 (d) poor-0							
S.NO	Content	SUB-1	SUB-2	SUB-3	SUB-4	SUB-5	SUB-6
		MPMC	DCN	CF	BETA	COOF	CYS
1	Whether the syllabus of the course meets their objectives laid down?	3	3	3	3	3	3
2	Interaction between the students and Teacher.	3	3	3	3	3	3
3	Teacher's knowledge on the Subject.	3	3	3	3	3	3
4	How well the Teacher explained the Content?	3	3	2	3	3	3
5	Extent to which the syllabus augments theory with its practical application?	3	3	3	3	3	3
6	Does the syllabus meet expected learning values like life skills, human values, gender equality with social response?	3	3	3	3	2	3
7	Whether there is relevance between course and the credits offered.	3	3	3	3	3	3
8	Whether the elective offered in the curriculum is relevant to your technological aspects?	3	3	3	3	3	3
9	Extent to which the syllabus covers all courses that help for higher studies/job opportunities?	3	3	3	3	3	3
10	Does the curriculum train you on critical, logical problem-solving techniques?	3	3	3	2	3	3
11	Whether curriculum is providing basic knowledge of technologies related to other domains?	3	2	3	2	3	3
Average		3	2.9	2.9	2.8	2.9	3

Any suggestions:


PRINCIPAL
SIDDHARTHA

Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.


Signature



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited by NBA, Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga reddy District – 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in

STUDENT FEEDBACK

Year	III	Section	ECE-B
Academic year	2028-2029	Semester	I

Give grading to which the syllabus augments course in attaining their defined objectives with (a) high-3 (b) moderate-2 (c) low-1 (d) poor-0							
S.NO	Content	SUB-1	SUB-2	SUB-3	SUB-4	SUB-5	SUB-6
		MPMC	DCN	CP	BEFA	COOS	CYS
1	Whether the syllabus of the course meets their objectives laid down?	3	3	3	3	3	3
2	Interaction between the students and Teacher.	3	3	3	3	3	3
3	Teacher's knowledge on the Subject.	3	3	3	3	3	3
4	How well the Teacher explained the Content?	3	3	2	3	3	3
5	Extent to which the syllabus augments theory with its practical application?	3	3	3	3	3	3
6	Does the syllabus meet expected learning values like life skills, human values, gender equality with social response?	3	3	3	3	2	3
7	Whether there is relevance between course and the credits offered.	3	3	3	3	3	3
8	Whether the elective offered in the curriculum is relevant to your technological aspects?	3	3	3	3	3	3
9	Extent to which the syllabus covers all courses that help for higher studies/job opportunities?	3	3	3	3	3	3
10	Does the curriculum train you on critical, logical problem-solving techniques?	3	3	3	2	3	3
11	Whether curriculum is providing basic knowledge of technologies related to other domains?	3	2	3	2	3	3
Average		3	2.9	2.9	2.8	2.9	3

Any suggestions:


PRINCIPAL

SIDDHARTHA

Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.


Signature



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited by NBA, Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga redy District – 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in

STUDENT FEEDBACK

Year	III	Section	ECE
Academic year	2021-2022	Semester	I

Give grading to which the syllabus augments course in attaining their defined objectives with
(a) high-3 (b) moderate-2 (c) low-1 (d) poor-0

S.NO	Content	SUB-1	SUB-2	SUB-3	SUB-4	SUB-5	SUB-6
		MIPMC	DCIN	CS	Befa	COOS	CYS
1	Whether the syllabus of the course meets their objectives laid down?	3	3	3	3	3	3
2	Interaction between the students and Teacher.	3	3	3	3	3	3
3	Teacher's knowledge on the Subject.	3	3	3	3	3	3
4	How well the Teacher explained the Content?	3	3	3	3	3	3
5	Extent to which the syllabus augments theory with its practical application?	3	3	3	3	3	3
6	Does the syllabus meet expected learning values like life skills, human values, gender equality with social response?	3	3	3	3	3	3
7	Whether there is relevance between course and the credits offered.	3	3	3	3	3	3
8	Whether the elective offered in the curriculum is relevant to your technological aspects?	2	3	3	2	3	3
9	Extent to which the syllabus covers all courses that help for higher studies/job opportunities?	3	3	3	3	3	3
10	Does the curriculum train you on critical, logical problem-solving techniques?	3	3	2	3	3	3
11	Whether curriculum is providing basic knowledge of technologies related to other domains?	3	3	3	3	3	3
Average		2.9	3	2.9	2.9	3	3

Any suggestions:

PRINCIPAL
SIDDHARTHA

Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.


Signature



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited by NBA, Approved by AICTE, Affiliated to JNTU Hyderabad)
 Vinobha Nagar, Ibrahimpatnam, Ranga reddy District - 501506
 Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in

STUDENT FEEDBACK

Year	3	Section	ECE-B
Academic year	21-22	Semester	3-1

Give grading to which the syllabus augments course in attaining their defined objectives with (a) high-3 (b) moderate-2 (c) low-1 (d) poor-0							
S.NO	Content	SUB-1	SUB-2	SUB-3	SUB-4	SUB-5	SUB-6
		PCW	EGY	BEFA	MPMC	CS	COOS
1	Whether the syllabus of the course meets their objectives laid down?	3	3	3	3	3	3
2	Interaction between the students and Teacher.	3	3	3	3	3	3
3	Teacher's knowledge on the Subject.	3	3	3	3	3	3
4	How well the Teacher explained the Content?	3	3	3	3	3	3
5	Extent to which the syllabus augments theory with its practical application?	3	3	3	2	3	3
6	Does the syllabus meet expected learning values like life skills, human values, gender equality with social response?	3	3	3	3	3	3
7	Whether there is relevance between course and the credits offered.	3	3	3	3	3	3
8	Whether the elective offered in the curriculum is relevant to your technological aspects?	3	3	3	3	3	3
9	Extent to which the syllabus covers all courses that help for higher studies/job opportunities?	3	3	3	3	3	3
10	Does the curriculum train you on critical, logical problem-solving techniques?	3	3	3	3	3	3
11	Whether curriculum is providing basic knowledge of technologies related to other domains?	3	3	3	3	3	3
Average		3	3	3	2.8	3	3.0

Any suggestions:


 Signature
 SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited by NBA, Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga reddy District - 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in

STUDENT FEEDBACK

Year	III	Section	ECE-B
Academic year	2021-2022	Semester	I

Give grading to which the syllabus augments course in attaining their defined objectives with (a) high-3 (b) moderate-2 (c) low-1 (d) poor-0							
S.NO	Content	SUB-1	SUB-2	SUB-3	SUB-4	SUB-5	SUB-6
		HPMC	DCN	COOQ	BETA	CG	CYS
1	Whether the syllabus of the course meets their objectives laid down?	3	3	3	3	3	3
2	Interaction between the students and Teacher.	3	3	3	3	3	3
3	Teacher's knowledge on the Subject.	3	3	3	3	3	3
4	How well the Teacher explained the Content?	3	3	2	3	2	3
5	Extent to which the syllabus augments theory with its practical application?	2	3	3	3	3	3
6	Does the syllabus meet expected learning values like life skills, human values, gender equality with social response?	3	3	3	3	3	3
7	Whether there is relevance between course and the credits offered.	3	3	3	3	3	3
8	Whether the elective offered in the curriculum is relevant to your technological aspects?	3	3	3	3	3	3
9	Extent to which the syllabus covers all courses that help for higher studies/job opportunities?	3	3	3	3	3	3
10	Does the curriculum train you on critical, logical problem-solving techniques?	3	3	3	3	3	3
11	Whether curriculum is providing basic knowledge of technologies related to other domains?	3	3	3	3	3	3
Average							

Any suggestions:


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.


Signature

Handwritten text, possibly a signature or name, appearing upside down.

Handwritten signature or initials.

Handwritten signature or initials.

Handwritten signature or initials.

PO- ATTAINMENT																
INTERNAL	CO1	9	9	6	6	9	3	3	-	-	6	6	9	9	6	
	CO2	9	6	6	9	9	6	6	-	-	6	6	9	9	6	
	CO3	9	6	9	6	6	3	3	-	-	3	6	9	9	6	
	CO4	9	9	9	9	9	3	6	-	-	6	6	9	9	6	
	CO5	9	9	9	9	6	6	6	-	-	6	6	9	9	6	
UNIVERSITY	CO1	3	3	2	2	3	1	1	-	-	2	2	3	3	2	
	CO2	3	2	2	3	3	2	2	-	-	2	2	3	3	2	
	CO3	3	2	3	2	2	1	1	-	-	1	2	3	3	2	
	CO4	3	3	3	3	3	1	2	-	-	2	2	3	3	2	
	CO5	3	3	3	3	2	2	2	-	-	2	2	3	3	2	
OVERALL	CO1	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
	CO2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
	CO3	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
	CO4	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
	CO5	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
Attainment		2	2	2	2	2	2	2	2	2	2	2	2	2	2	


FACULTY IN CHARGE


HOD


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(I),
Ranga Reddy District-501 506.

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

DEPARTMENT

PROGRAM OUTCOME ATTAINMENT

Name of Faculty:	T KRISHNARJUNA RAO	Academic Year	2018-19
Branch & Section:	ECE	Exam:	PDC
Course:	B.TECH	Semester:	II

COURSE OUTCOME ATTAINMENT

Course outcome attainment	Ist Mid	IInd Mid	Int	Univ
Course outcome - 1	3		3	2
Course outcome - 2	3		3	2
Course outcome - 3	3	3	3	2
Course outcome - 4		3	3	2
Course outcome - 5		3	3	2

COURSE OUTCOMES AND PROGRAM OUTCOMES MAPPING

	P O 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO1 0	PO1 1	PO1 2	PSO 1	PSO 2
Course outcome - 1	3	3	2	2	3	1	1	-	-	2	2	3	3	2
Course outcome - 2	3	2	2	3	3	2	2	-	-	2	2	3	3	2
Course outcome - 3	3	2	3	2	2	1	1	-	-	1	2	3	3	2
Course outcome - 4	3	3	3	3	3	1	2	-	-	2	2	3	3	2
Course outcome - 5	3	3	3	3	2	2	2	-	-	2	2	3	3	2
AVERAGE	3	2.6	2.6	2.6	2.6	1.4	1.6	-	-	1.8	2	3	3	2


John

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY
 DEPARTMENT OF ELECTRICAL ENGINEERING
 (S)

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY			
Department:			
Overall Course Outcome Attainment			
Name of the faculty :	T KRISHNARJUNA RAO	Academic Year:	2018-19
Branch & Section:	ECE	Exam:	PDC
Course:	B.TECH	Semester:	II

Course Outcomes	1st Internal Exam	2nd Internal Exam	Internal Exam	University Exam
Course outcome - 1	3		3	2
Course outcome - 2	3		3	2
Course outcome - 3	3	3	3	2
Course outcome - 4		3	3	2
Course outcome - 5		3	3	2
Course Outcomes				Attainment Level
Course outcome - 1	Ability to know the applications of diode as integrator, differentiator, clippers, and clamper circuits.			2
Course outcome - 2	To Learn various switching devices such as diode, transistor, SCR. Difference between logic gates and sampling gates			2
Course outcome - 3	To know the Differences between logic gates and sampling gates			2
Course outcome - 4	Design multivibrators for various applications, synchronization techniques and sweep circuits.			2
Course outcome - 5	Realizing logic gates using diodes and transistors			2
Average Attainment				2

Overall Course Attainment	2
---------------------------	---


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

91	18TP5A0414	37
92	18TP5A0415	37
93	18TP5A0416	37
94	18TP5A0417	37
95	18TP5A0418	21
96	18TP5A0419	37
97	18TP5A0420	37
98	18TP5A0421	37
99	18TP5A0422	37
100	18TP5A0424	44
101	18TP5A0425	Ab
102	18TP5A0426	37
103	18TP5A0427	59
104	18TP5A0428	37
105	18TP5A0429	44
106	18TP5A0430	44
107	18TP5A0431	21
108	18TP5A0432	44
109	18TP5A0433	37
110	18TP5A0435	Ab
111	18TP5A0436	37
112	18TP5A0437	37
113	18TP5A0438	37
114	18TP5A0439	21
No. of students who scored more than the target score		89
No. of students who were successful in the subject		89
Percentage of students who scored more than target score		78.7
Attainment level		2

isnumber	level	final level
TRUE	2	2

Handwritten signature/initials in green ink.

Faint, mirrored text at the bottom of the page, likely bleed-through from the reverse side.

63	17TP1A0466	44
64	17TP1A0467	44
65	17TP1A0469	44
66	17TP1A0472	21
67	17TP1A0473	37
68	17TP1A0474	21
69	17TP1A0475	37
70	17TP1A0476	21
71	17TP1A0477	44
72	17TP1A0479	37
73	17TP1A0480	44
74	17TP1A0481	37
75	17TP1A0482	44
76	17TP1A0483	37
77	17TP1A0484	44
78	17TP1A0485	44
79	17UR1A0401	44
80	17UR1A0404	59
81	18TP5A0402	37
82	18TP5A0404	37
83	18TP5A0405	21
84	18TP5A0407	Ab
85	18TP5A0408	44
86	18TP5A0409	44
87	18TP5A0410	21
88	18TP5A0411	Ab
89	18TP5A0412	Ab
90	18TP5A0413	37



PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinayha Nagar(V), Warahimpatnam(M),
 Kanchi District-501 506.

35	17TP1A0435	44
36	17TP1A0436	44
37	17TP1A0437	44
38	17TP1A0438	44
39	17TP1A0439	44
40	17TP1A0441	21
41	17TP1A0442	44
42	17TP1A0443	21
43	17TP1A0444	44
44	17TP1A0445	37
45	17TP1A0446	44
46	17TP1A0447	44
47	17TP1A0448	44
48	17TP1A0449	44
49	17TP1A0450	44
50	17TP1A0451	44
51	17TP1A0452	44
52	17TP1A0453	44
53	17TP1A0454	44
54	17TP1A0455	44
55	17TP1A0457	44
56	17TP1A0458	44
57	17TP1A0459	44
58	17TP1A0460	21
59	17TP1A0461	44
60	17TP1A0462	44
61	17TP1A0464	44
62	17TP1A0465	44

John

2023-01-10
 17TP1A0435
 17TP1A0436
 17TP1A0437
 17TP1A0438
 17TP1A0439
 17TP1A0441
 17TP1A0442
 17TP1A0443
 17TP1A0444
 17TP1A0445
 17TP1A0446
 17TP1A0447
 17TP1A0448
 17TP1A0449
 17TP1A0450
 17TP1A0451
 17TP1A0452
 17TP1A0453
 17TP1A0454
 17TP1A0455
 17TP1A0457
 17TP1A0458
 17TP1A0459
 17TP1A0460
 17TP1A0461
 17TP1A0462
 17TP1A0464
 17TP1A0465

7	17TP1A0402	21
8	17TP1A0403	44
9	17TP1A0404	44
10	17TP1A0405	44
11	17TP1A0406	44
12	17TP1A0407	44
13	17TP1A0408	44
14	17TP1A0409	44
15	17TP1A0411	44
16	17TP1A0412	44
17	17TP1A0413	44
18	17TP1A0414	44
19	17TP1A0416	21
20	17TP1A0417	44
21	17TP1A0418	21
22	17TP1A0419	19
23	17TP1A0420	44
24	17TP1A0421	37
25	17TP1A0423	21
26	17TP1A0424	21
27	17TP1A0425	19
28	17TP1A0427	44
29	17TP1A0428	44
30	17TP1A0430	44
31	17TP1A0431	44
32	17TP1A0432	21
33	17TP1A0433	44
34	17TP1A0434	44


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

116.	18TP5A0439	1	1			0	1
Total Students more than target score Count		90	57	18	71	111	107
% students greater than target		100	98.2	100	100	94.8	92.2

Attainment Level	Overall attainment
1	>=60%
2	>=70%
3	>=80%


SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY			
Department:			
Overall Course Outcome Attainment as per University result			
Name of the faculty :	T KRISHNARJUNA RAO	Academic Year:	2018-2019
Branch & Section:	ECE- A	Exam:	PDC
Course:	B.TECH	Semester:	II

SLNo	REG. NO	TOTAL Max score: 75
1	15TP1A04A1	15
2	16TP1A0410	24
3	16TP1A0428	44
4	16TP1A0434	21
5	16TP1A0447	19
6	17TP1A0401	44

SIDDHARTHA
 INSTITUTE OF ENGINEERING & TECHNOLOGY
 HONGKONG
 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200

MRS

88.	18TP5A0410	1	1			0	1
89.	18TP5A0411	1	0			1	1
90.	18TP5A0412	1	1			1	1
91.	18TP5A0413	1	1			1	1
92.	18TP5A0414	1			1	0	1
93.	18TP5A0415	1	1			1	1
94.	18TP5A0416	1		1		1	1
95.	18TP5A0417	1			1	1	1
96.	18TP5A0418	1	1			1	1
97.	18TP5A0419		1	1		1	1
98.	18TP5A0420	1	1			1	1
99.	18TP5A0421	1	1			1	1
100.	18TP5A0422	1	1			1	0
101.	18TP5A0423	1			1	1	1
102.	18TP5A0424	1	1			1	1
103.	18TP5A0425	1		1		1	1
104.	18TP5A0426	1	1			1	1
105.	18TP5A0427	1	1			1	1
106.	18TP5A0428		1	1		1	1
107.	18TP5A0429	1			1	1	1
108.	18TP5A0430	1			1	1	1
109.	18TP5A0431	1			1	1	1
110.	18TP5A0432	1			1	1	1
111.	18TP5A0433	1	1			1	1
112.	18TP5A0435	1			1	1	1
113.	18TP5A0436	1			1	1	1
114.	18TP5A0437	1		1		0	1
115.	18TP5A0438	1	1			1	1
		1				0	1


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinubha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

1999-2000
 1998-1999
 1997-1998
 1996-1997
 1995-1996
 1994-1995
 1993-1994
 1992-1993
 1991-1992
 1990-1991
 1989-1990
 1988-1989
 1987-1988
 1986-1987
 1985-1986
 1984-1985
 1983-1984
 1982-1983
 1981-1982
 1980-1981
 1979-1980
 1978-1979
 1977-1978
 1976-1977
 1975-1976
 1974-1975
 1973-1974
 1972-1973
 1971-1972
 1970-1971
 1969-1970
 1968-1969
 1967-1968
 1966-1967
 1965-1966
 1964-1965
 1963-1964
 1962-1963
 1961-1962
 1960-1961

OK

181P5A0409	1				1
181P5A0408	1				1
181P5A0407	1	1			1
181P5A0405	1	1	1		1
181P5A0404	1	1			0
181P5A0402	1	1			1
181P5A0401	1	1			1
17UR1A0404	1	1			1
17UR1A0401	1	1			1
177P1A0485	1	1			1
177P1A0484	1	1			1
177P1A0483	1	1			1
177P1A0482	1	1			1
177P1A0481	1	1			1
177P1A0480	1	1			1
177P1A0479	1	1			1
177P1A0477	1	1			1
177P1A0476	1	1			1
177P1A0475	1	1	1		1
177P1A0474	1	1			1
177P1A0473	1	1			1
177P1A0472	1	1			1
177P1A0469	1	1			1
177P1A0467	1	1			1
177P1A0466	1	1			1
177P1A0465	1	1	1		1
177P1A0464	1	1			1
177P1A0462	1	1			1

32.	17TP1A0432		1						1		0
33.	17TP1A0433		1						1		1
34.	17TP1A0434		1						1		1
35.	17TP1A0435								1		1
36.	17TP1A0436		1						1		1
37.	17TP1A0437		1						1		1
38.	17TP1A0438		1						1		1
39.	17TP1A0439		1						1		1
40.	17TP1A0441								1		1
41.	17TP1A0442								1		1
42.	17TP1A0443								1		1
43.	17TP1A0444								1		1
44.	17TP1A0445		1						1		1
45.	17TP1A0446		1						1		1
46.	17TP1A0447								1		1
47.	17TP1A0448								1		1
48.	17TP1A0449								1		1
49.	17TP1A0450						1	1		1	1
50.	17TP1A0451		1		1				1		1
51.	17TP1A0452		1				1			1	1
52.	17TP1A0453								1		1
53.	17TP1A0454								1		1
54.	17TP1A0455						1			1	1
55.	17TP1A0457		1						1		1
56.	17TP1A0458		1						1		1
57.	17TP1A0459								1		1
58.	17TP1A0460								1		1
59.	17TP1A0461		1						1		1


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 586.


177P1A0434
 177P1A0435
 177P1A0436
 177P1A0437
 177P1A0438
 177P1A0439
 177P1A0440
 177P1A0441
 177P1A0442
 177P1A0443
 177P1A0444
 177P1A0445
 177P1A0446
 177P1A0447
 177P1A0448
 177P1A0449
 177P1A0450
 177P1A0451
 177P1A0452
 177P1A0453
 177P1A0454
 177P1A0455
 177P1A0456
 177P1A0457
 177P1A0458
 177P1A0459
 177P1A0460
 177P1A0461
 177P1A0462
 177P1A0463
 177P1A0464
 177P1A0465
 177P1A0466
 177P1A0467
 177P1A0468
 177P1A0469
 177P1A0470
 177P1A0471
 177P1A0472
 177P1A0473
 177P1A0474
 177P1A0475
 177P1A0476
 177P1A0477
 177P1A0478
 177P1A0479
 177P1A0480
 177P1A0481
 177P1A0482
 177P1A0483
 177P1A0484
 177P1A0485
 177P1A0486
 177P1A0487
 177P1A0488
 177P1A0489
 177P1A0490
 177P1A0491
 177P1A0492
 177P1A0493
 177P1A0494
 177P1A0495
 177P1A0496
 177P1A0497
 177P1A0498
 177P1A0499
 177P1A0500



4	16P1A0434	1	1	1	1	0
5	16P1A0447	1	1	1	1	1
6	177P1A0401	1	1	1	1	1
7	177P1A0402	1	1	1	1	1
8	177P1A0403	1	1	1	1	1
9	177P1A0404	1	1	1	1	1
10	177P1A0405	1	1	1	1	1
11	177P1A0406	1	1	1	1	1
12	177P1A0407	1	1	1	1	1
13	177P1A0408	1	1	1	1	1
14	177P1A0409	1	1	1	1	1
15	177P1A0411	1	1	1	1	1
16	177P1A0412	1	1	1	1	1
17	177P1A0413	1	1	1	1	1
18	177P1A0414	1	1	1	1	1
19	177P1A0416	1	1	1	1	1
20	177P1A0417	1	1	1	1	0
21	177P1A0418	1	1	1	1	0
22	177P1A0419	1	1	1	1	0
23	177P1A0420	1	1	1	1	1
24	177P1A0421	1	1	1	1	1
25	177P1A0423	1	1	1	1	1
26	177P1A0424	1	1	1	1	1
27	177P1A0425	1	1	0	1	1
28	177P1A0427	1	1	1	1	1
29	177P1A0428	1	1	1	1	1
30	177P1A0430	1	1	1	1	1
31	177P1A0431	1	1	1	1	1

116.	18TP5A0439	4	4			3	4
Total Score		400	248	84	338	944	482
Total Number of students		90	58	18	71	117	116
Average Score		4.44	4.3	4.6	4.7	8	4
No. of students > target score		90	57	18	71	111	107
% of students > target score		100	98.2	100	100	94.8	92.2
Course Outcome Mapping with each Question							
Course outcome - 1							
Course outcome - 2							
Course outcome - 3						Y	
Course outcome - 4		Y	Y	Y		Y	
Course outcome - 5					Y	Y	
Course Outcome Attainment based on Exam Questions in terms of percentage of total students when mapped to each question							
Course outcome - 1							
Course outcome - 2							
Course outcome - 3						94.8	92.2
Course outcome - 4		100	98.2	100		94.8	92.2
Course outcome - 5					100	94.8	92.2
Attainment for all components		Subjective	Objective	Assignment	Overall	Attainment Level	
Course outcome - 1							
Course outcome - 2							
Course outcome - 3			94.8	92.2	94.5	3	
Course outcome - 4		99.33	94.8	92.2	95.44	3	
Course outcome - 5		100	94.8	92.2	95.6	3	
Overall Course attainment as average attainment level						3	

SLNo	Roll Number	Target %= 50%					
		Question No.				Obj1	A1
Maximum Marks		1	2	3	4	10	5
Target score		2.5		2.5	2.5	5	2.5
1.	15TP1A04A1	1	1			1	0
2.	16TP1A0410	1	1			1	0
3.	16TP1A028		1			1	1


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Министерство образования и науки
 Российской Федерации
 Федеральное государственное бюджетное образовательное учреждение
 высшего образования "Иркутский государственный университет"
 ИГУ

5
 4

85.	18TP5A0407	4	4				5
86.	18TP5A0408	5	5				3
87.	18TP5A0409	5			5		3
88.	18TP5A0410	4	4				3
89.	18TP5A0411	4	2				5
90.	18TP5A0412	3	3				5
91.	18TP5A0413	4	5				5
92.	18TP5A0414	4	4		5		4
93.	18TP5A0415	3	4				5
94.	18TP5A0416	4			3		5
95.	18TP5A0417	5			5		5
96.	18TP5A0418	4	3				4
97.	18TP5A0419		5	5	5		4
98.	18TP5A0420	5	4				3
99.	18TP5A0421	4	4				3
100.	18TP5A0422	5	5				2
101.	18TP5A0423	5				3	3
102.	18TP5A0424	5	5				3
103.	18TP5A0425	4	4		4		4
104.	18TP5A0426	5	5				3
105.	18TP5A0427	5	5				4
106.	18TP5A0428		5	5			3
107.	18TP5A0429	5					3
108.	18TP5A0430	4	4				4
109.	18TP5A0431	4					5
110.	18TP5A0432	5	5				4
111.	18TP5A0433	5					4
112.	18TP5A0435	4	4				4
113.	18TP5A0436	4	4		4		3
114.	18TP5A0437	5					5
115.	18TP5A0438	4					3

PRINCIPAL
SIDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

54.	17TP1A0455	5			5	8	5
55.	17TP1A0457	4			3	9	4
56.	17TP1A0458	5			5	10	5
57.	17TP1A0459	5			5	10	5
58.	17TP1A0460	5			5	10	5
59.	17TP1A0461	5			4	9	4
60.	17TP1A0462	5			5	10	5
61.	17TP1A0464	5			5	9	5
62.	17TP1A0465	4			5	9	4
63.	17TP1A0466	4			5	10	5
64.	17TP1A0467	4			5	9	4
65.	17TP1A0469	5			5	10	5
66.	17TP1A0472	4			5	10	5
67.	17TP1A0473	4			4	8	4
68.	17TP1A0474	4			4	8	4
69.	17TP1A0475	4			4	7	5
70.	17TP1A0476	5			5	10	5
71.	17TP1A0477	4			4	10	3
72.	17TP1A0479	4			5	10	3
73.	17TP1A0480	4			4	9	4
74.	17TP1A0481	4			5	10	3
75.	17TP1A0482	4			5	9	3
76.	17TP1A0483	5			5	9	5
77.	17TP1A0484	4			5	9	3
78.	17TP1A0485	5			3	10	5
79.	17UR1A0401	5			5	9	5
80.	17UR1A0404	5			5	10	5
81.	18TP5A0401	5			5	10	5
82.	18TP5A0402	3			3	5	4
83.	18TP5A0404	5			5	7	3
84.	18TP5A0405	4			5	4	2

23.	17TP1A0420	5			5	10	5	
24.	17TP1A0421	4			5	9	3	
25.	17TP1A0423	5		5		9	3	
26.	17TP1A0424	4		5		9	5	
27.	17TP1A0425			4	2	6	5	
28.	17TP1A0427	4		5		9	5	
29.	17TP1A0428	5			5	10	5	
30.	17TP1A0430	3			5	9	5	
31.	17TP1A0431			5	5	8	5	
32.	17TP1A0432	4		4		5	1	
33.	17TP1A0433	5			5	8	5	
34.	17TP1A0434	5		5		9	5	
35.	17TP1A0435			3	4	9	3	
36.	17TP1A0436	4			5	9	4	
37.	17TP1A0437	4			5	9	5	
38.	17TP1A0438	5			5	10	5	
39.	17TP1A0439	5			5	10	5	
40.	17TP1A0441			3	4	9	4	
41.	17TP1A0442			5	5	10	5	
42.	17TP1A0443			4	5	10	5	
43.	17TP1A0444	5			5	10	5	
44.	17TP1A0445	5			5	9	3	
45.	17TP1A0446			5	5	10	5	
46.	17TP1A0447			5	5	9	4	
47.	17TP1A0448			5	5	10	5	
48.	17TP1A0449				5	5	9	5
49.	17TP1A0450	5		5		10	5	
50.	17TP1A0451	5			5	10	5	
51.	17TP1A0452	5			5	10	5	
52.	17TP1A0453			4		5	9	5
53.	17TP1A0454			5	5	10	5	

Handwritten signature

INSTITUTION OF ENGINEERING & TECHNOLOGY
 SRMIST
 SRM Institute of Science and Technology
 Kattankulathur, Chennai - 603 003
 Tamil Nadu, India

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

Department:

ECE

Course Outcome Attainment - Internal Assessments

Name of the faculty :

T KRISHNARAJUNA RAO

Academic Year:

2018-2019

Branch & Section:

ECE :A&B

Exam:

PDC INTERNAL-II

Course:

B.TECH

Semester :

II-SEM

S. No	Roll Number	Question No.				Objective	Assignment
		1	2	3	4		
Maximum Marks		5	5	5	5	10	5
1.	15TP1A04A1	4	4			6	2
2.	16TP1A0410	4	4			6	2
3.	16TP1A0428		5	5		8	5
4.	16TP1A0434	3			5	5	1
5.	16TP1A0447	4	3			5	3
6.	17TP1A0401	5			5	9	4
7.	17TP1A0402			5	5	9	5
8.	17TP1A0403	5	3			8	5
9.	17TP1A0404	5	4			10	5
10.	17TP1A0405			5	5	8	5
11.	17TP1A0406		5		5	10	5
12.	17TP1A0407		5		5	9	5
13.	17TP1A0408	4			5	9	5
14.	17TP1A0409	5			5	9	5
15.	17TP1A0411			5	5	8	5
16.	17TP1A0412	4			5	9	5
17.	17TP1A0413	5			5	9	5
18.	17TP1A0414	5			5	10	5
19.	17TP1A0416		3		5	8	4
20.	17TP1A0417		5	5		9	2
21.	17TP1A0418		3	3		6	2
22.	17TP1A0419	5			5	10	1


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Kanna Reddy District-501 506.

[Faint, illegible text]

[Handwritten signature]

[Handwritten signature]

[Handwritten signature]

2008
ANTRACITE
Institute of Environmental and
Energy Research (IEER)
University of Illinois at Urbana-Champaign
Champaign, IL 61820-2136

PO-ATTAINMENT																
		PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	
INTERNAL	CO1	9	9	6	6	9	3	3	-	-	6	6	9	9	6	
	CO2	9	6	6	9	9	6	6	-	-	6	6	9	9	6	
	CO3	9	6	9	6	6	3	3	-	-	3	6	9	9	6	
	CO4	9	9	9	9	9	3	6	-	-	6	6	9	9	6	
	CO5	9	9	9	9	6	6	6	-	-	6	6	9	9	6	
UNIVERSITY	CO1	3	3	2	2	3	1	1	-	-	2	2	3	3	2	
	CO2	3	2	2	3	3	2	2	-	-	2	2	3	3	2	
	CO3	3	2	3	2	2	1	1	-	-	1	2	3	3	2	
	CO4	3	3	3	3	3	1	2	-	-	2	2	3	3	2	
	CO5	3	3	3	3	2	2	2	-	-	2	2	3	3	2	
OVERALL	CO1	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
	CO2	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
	CO3	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
	CO4	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
	CO5	2	2	2	2	2	2	2	2	2	2	2	2	2	2	
Attainment		2	2	2	2	2	2	2	2	2	2	2	2	2	2	

FACULTY IN CHARGE

HOD


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpaalam(M),
 Ranga Reddy District-501 506.

Principal
STUDIA & THE
Institute of Education & Technology
Vijaya Vittala University
Rang Road, Bangalore-560029

COURSE OUTCOME ATTAINMENT				
Course outcome attainment	Ist Mid	IInd Mid	Int	Univ
Course outcome - 1	3		3	2
Course outcome - 2	3		3	2
Course outcome - 3	3	3	3	2
Course outcome - 4		3	3	2
Course outcome - 5		3	3	2

COURSE OUTCOMES AND PROGRAM OUTCOMES MAPPING														
	P O 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO1 0	PO1 1	PO1 2	PSO 1	PSO 2
Course outcome - 1	3	3	2	2	3	1	1	-	-	2	2	3	3	2
Course outcome - 2	3	2	2	3	3	2	2	-	-	2	2	3	3	2
Course outcome - 3	3	2	3	2	2	1	1	-	-	1	2	3	3	2
Course outcome - 4	3	3	3	3	3	1	2	-	-	2	2	3	3	2
Course outcome - 5	3	3	3	3	2	2	2		-	2	2	3	3	2
AVERAGE	3	2.6	2.6	2.6	2.6	1.4	1.6	-	-	1.8	2	3	3	2


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

I have been assigned to work on the project of designing a system for the control of a robot arm. The system is to be designed using a microcontroller. The robot arm is to be controlled using a joystick. The system is to be designed using a microcontroller. The robot arm is to be controlled using a joystick. The system is to be designed using a microcontroller. The robot arm is to be controlled using a joystick.


Institute of Engineering & Technology
 SIDDHARTHA
 FRUITFUL
 Knowledge is Wealth, the more you learn, the more you earn.
 www.instituteofenggandtech.com

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY			
Department:			
Overall Course Outcome Attainment			
Name of the faculty :	T KRISHNARJUNA RAO	Academic Year:	2018-19
Branch & Section:	ECE	Exam:	PDC
Course:	B.TECH	Semester:	II

Course Outcomes	1st Internal Exam	2nd Internal Exam	Internal Exam	University Exam
Course outcome - 1	3		3	2
Course outcome - 2	3		3	2
Course outcome - 3	3	3	3	2
Course outcome - 4		3	3	2
Course outcome - 5		3	3	2
Course Outcomes				Attainment Level
Course outcome - 1	Ability to know the applications of diode as integrator, differentiator, clippers, and clamper circuits.			2
Course outcome - 2	To Learn various switching devices such as diode, transistor, SCR. Difference between logic gates and sampling gates			2
Course outcome - 3	To know the Differences between logic gates and sampling gates			2
Course outcome - 4	Design multivibrators for various applications, synchronization techniques and sweep circuits.			2
Course outcome - 5	Realizing logic gates using diodes and transistors			2
Average Attainment				2

Overall Course Attainment	2
---------------------------	---

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY			
DEPARTMENT			
PROGRAM OUTCOME ATTAINMENT			
Name of Faculty:	T KRISHNARJUNA RAO	Academic Year	2018-19
Branch & Section:	ECE	Exam:	PDC
Course:	B.TECH	Semester:	II


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinubha Nagar(V), Ibrahimpatnam(M),
 Kanga Reddy District-501 506.

[Faint, illegible text, possibly bleed-through from the reverse side of the page]


[Handwritten signature]

PRINCIPAL
SIDDHARTHA

Principal, Siddhartha
Institution of Technology & Management
Siddhartha Institute of Technology & Management
Siddhartha Institute of Technology & Management

104.	18TP5A0429	44
105.	18TP5A0430	44
106.	18TP5A0431	21
107.	18TP5A0432	44
108.	18TP5A0433	37
109.	18TP5A0435	Ab
110.	18TP5A0436	37
111.	18TP5A0437	37
112.	18TP5A0438	37
113.	18TP5A0439	21
No. of students who scored more than the target score		89
No. of students who were successful in the subject		89
Percentage of students who scored more than target score		78.7
Attainment level		2

isnumber	level	final level
TRUE	2	2


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinohra Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

ВНИМАНИЕ! ВНИМАНИЕ! ВНИМАНИЕ!
Содержание не подлежит обжалованию
Исполнительный лист № 201/2011

СИДОРЕНКО
ВИКТОРИЯ

2011

№	Имя	Возраст	Пол	Статус
1	Сидоренко Виктор	45	М	Исполнитель
2	Сидоренко Виктория	42	Ж	Исполнитель
3	Сидоренко Анна	38	Ж	Исполнитель
4	Сидоренко Мария	35	Ж	Исполнитель
5	Сидоренко Елена	32	Ж	Исполнитель
6	Сидоренко Наталья	29	Ж	Исполнитель
7	Сидоренко Ольга	26	Ж	Исполнитель
8	Сидоренко Татьяна	23	Ж	Исполнитель
9	Сидоренко Ирина	20	Ж	Исполнитель
10	Сидоренко Светлана	17	Ж	Исполнитель
11	Сидоренко Юлия	14	Ж	Исполнитель
12	Сидоренко Александра	11	Ж	Исполнитель
13	Сидоренко Дарья	8	Ж	Исполнитель
14	Сидоренко София	5	Ж	Исполнитель
15	Сидоренко Анастасия	2	Ж	Исполнитель

79.	17UR1A0404	59
80.	18TP5A0402	37
81.	18TP5A0404	37
82.	18TP5A0405	21
83.	18TP5A0407	Ab
84.	18TP5A0408	44
85.	18TP5A0409	44
86.	18TP5A0410	21
87.	18TP5A0411	Ab
88.	18TP5A0412	Ab
89.	18TP5A0413	37
90.	18TP5A0414	37
91.	18TP5A0415	37
92.	18TP5A0416	37
93.	18TP5A0417	37
94.	18TP5A0418	21
95.	18TP5A0419	37
96.	18TP5A0420	37
97.	18TP5A0421	37
98.	18TP5A0422	37
99.	18TP5A0424	44
100.	18TP5A0425	Ab
101.	18TP5A0426	37
102.	18TP5A0427	59
103.	18TP5A0428	37


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

Principal
Siddhartha
Institute of Engineering & Technology
Jyoti Nagar, Ghatampur (M.P.)
Ranchi - 768001, India

PRINCIPAL
Institute of Engineering & Technology,
Anbha Nagar(V), Ibrahimpatnam(M),
Kangra Road, District-501 506

44	177P1A0457	54.
44	177P1A0458	55.
44	177P1A0459	56.
21	177P1A0460	57.
44	177P1A0461	58.
44	177P1A0462	59.
44	177P1A0464	60.
44	177P1A0465	61.
44	177P1A0466	62.
44	177P1A0467	63.
44	177P1A0469	64.
21	177P1A0472	65.
37	177P1A0473	66.
21	177P1A0474	67.
37	177P1A0475	68.
21	177P1A0476	69.
44	177P1A0477	70.
37	177P1A0479	71.
44	177P1A0480	72.
37	177P1A0481	73.
44	177P1A0482	74.
37	177P1A0483	75.
44	177P1A0484	76.
44	177P1A0485	77.
44	17UR1A0401	78.


QUESTION

10

Q. No.	Answer	Mark
1
2
3
4
5
6
7
8
9
10


[Signature]
SIDDHAKTHA
Institute of Engineering & Technology
Vidya Vihar, (Bhopal)
Ch. No. 20, Dist. 471 001

29.	17TP1A0430	44
30.	17TP1A0431	44
31.	17TP1A0432	21
32.	17TP1A0433	44
33.	17TP1A0434	44
34.	17TP1A0435	44
35.	17TP1A0436	44
36.	17TP1A0437	44
37.	17TP1A0438	44
38.	17TP1A0439	44
39.	17TP1A0441	21
40.	17TP1A0442	44
41.	17TP1A0443	21
42.	17TP1A0444	44
43.	17TP1A0445	37
44.	17TP1A0446	44
45.	17TP1A0447	44
46.	17TP1A0448	44
47.	17TP1A0449	44
48.	17TP1A0450	44
49.	17TP1A0451	44
50.	17TP1A0452	44
51.	17TP1A0453	44
52.	17TP1A0454	44
53.	17TP1A0455	44


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

2008-09
Principal
Institute of Engineering & Technology
Vidyanagar, Lucknow (U.P.)
Kings Road, Lucknow-226 005

5.	16TP1A0447	19
6.	17TP1A0401	44
7.	17TP1A0402	21
8.	17TP1A0403	44
9.	17TP1A0404	44
	17TP1A0405	44
10.	17TP1A0406	44
11.	17TP1A0407	44
12.	17TP1A0408	44
13.	17TP1A0409	44
14.	17TP1A0411	44
15.	17TP1A0412	44
16.	17TP1A0413	44
17.	17TP1A0414	44
18.	17TP1A0416	21
19.	17TP1A0417	44
20.	17TP1A0418	21
21.	17TP1A0419	19
22.	17TP1A0420	44
23.	17TP1A0421	37
24.	17TP1A0423	21
25.	17TP1A0424	21
26.	17TP1A0425	19
27.	17TP1A0427	44
28.	17TP1A0428	44


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

COMPANY & INDUSTRY DATA EXTRACTION

DATE: 10/20/2023

BY: [Name]

[Faint handwritten notes and scribbles]

ANALYST

SIDDHARTH

10/20/2023

120.	18TP5A0439	1	1			0	1
Total more than target score Count		90	57	18	71	111	107
% students greater than target		100	98.2	100	100	94.8	92.2

Attainment Level	Overall attainment
1	>=60%
2	>=70%
3	>=80%

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY			
Department:			
Overall Course Outcome Attainment as per University result			
Name of the faculty :	T KRISHNARJUNA RAO	Academic Year:	2018-2019
Branch & Section:	ECE- A	Exam:	PDC
Course:	B.TECH	Semester:	II

Sl.No	REG. NO	TOTAL Max score: 75
1.	15TP1A04A1	15
2.	16TP1A0410	24
3.	16TP1A0428	44
4.	16TP1A0434	21


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Sl. No.	Name of the Candidate	Grade	Percentage
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50


 JAYAKANTH
 ANTHAN
 Headmaster

Government of Kerala
 Department of Education
 State Institute for Educational Research
 Thiruvananthapuram

94.	18TP5A0413	1	1			1	1
95.	18TP5A0414	1			1	0	1
96.	18TP5A0415	1	1			1	1
97.	18TP5A0416	1		1		1	1
98.	18TP5A0417	1			1	1	1
99.	18TP5A0418	1	1			1	1
100.	18TP5A0419		1	1		1	1
101.	18TP5A0420	1	1			1	1
102.	18TP5A0421	1	1			1	1
103.	18TP5A0422	1	1			1	0
104.	18TP5A0423	1			1	1	1
105.	18TP5A0424	1	1			1	1
106.	18TP5A0425	1		1		1	1
107.	18TP5A0426	1	1			1	1
108.	18TP5A0427	1	1			1	1
109.	18TP5A0428		1	1		1	1
110.	18TP5A0429	1			1	1	1
111.	18TP5A0430	1			1	1	1
112.	18TP5A0431	1			1	1	1
113.	18TP5A0432	1	1			1	1
114.	18TP5A0433	1			1	1	1
115.	18TP5A0434	1	1			1	
116.	18TP5A0435	1			1	1	1
117.	18TP5A0436	1		1		0	1
118.	18TP5A0437	1	1			1	1
119.	18TP5A0438	1				0	1


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

TABLE

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17


18

19


20

Principal
SIDDHARTHA
Institute of Engineering & Technology
Vijaya Vittala, Hampi
517 422

68.	17TP1A0473							
69.	17TP1A0474							
70.	17TP1A0475							
71.	17TP1A0476							
72.	17TP1A0477							
73.	17TP1A0479							
74.	17TP1A0480							
75.	17TP1A0481							
76.	17TP1A0482							
77.	17TP1A0483							
78.	17TP1A0484							
79.	17TP1A0485							
80.	17UR1A0401							
81.	17UR1A0404							
82.	18TP5A0401							
83.	18TP5A0402							
84.	18TP5A0403							
85.	18TP5A0404							
86.	18TP5A0405							
87.	18TP5A0406							
88.	18TP5A0407							
89.	18TP5A0408							
90.	18TP5A0409							
91.	18TP5A0410							
92.	18TP5A0411							
93.	18TP5A0412							


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar[V], Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Sl. No.	Name of the Candidate	Grade	Percentage
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50


BRUNO
ANTHONY
 Institute of Technology & Management
 11th Floor, 11th Avenue, Anna Nagar,
 Chennai - 600 024
 Contact: 044-2619 2000

SIDDHARTHA
PRINCIPAL
 Institute of Engineering & Technology,
 Vinohra Nagar (V), Ibrahimpatnam (M),
 Rangas Road, Hyderabad - 501 506.

1	1			1	1	177P1A0442	42.
1	1			1		177P1A0443	43.
1	1			1		177P1A0444	44.
1	1			1	1	177P1A0445	45.
1	1			1		177P1A0446	46.
1	1			1		177P1A0447	47.
1	1			1		177P1A0448	48.
1	1			1		177P1A0449	49.
1	1		1	1		177P1A0450	50.
1	1			1		177P1A0451	51.
1	1		1			177P1A0452	52.
1	1			1		177P1A0453	53.
1	1			1		177P1A0454	54.
1	1		1	1		177P1A0455	55.
1	1			1		177P1A0457	56.
1	1			1		177P1A0458	57.
1	1			1		177P1A0459	58.
1	1		1	1		177P1A0460	59.
1	1			1		177P1A0461	60.
1	1			1		177P1A0462	61.
1	1			1		177P1A0464	62.
1	1		1			177P1A0465	63.
1	1			1		177P1A0466	64.
1	1			1		177P1A0467	65.
1	1			1		177P1A0469	66.
1	1			1		177P1A0472	67.

Sl. No.	Name of the Candidate	Grade	Percentage
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50

16.	17TP1A0412	1			1	1	1
17.	17TP1A0413	1			1	1	1
18.	17TP1A0414	1			1	1	1
19.	17TP1A0416		1		1	1	1
20.	17TP1A0417		1	1		1	0
21.	17TP1A0418		1	1		1	0
22.	17TP1A0419	1			1	1	0
23.	17TP1A0420	1			1	1	1
24.	17TP1A0421	1			1	1	1
25.	17TP1A0423	1		1		1	1
26.	17TP1A0424	1		1		1	1
27.	17TP1A0425	1			0	1	1
28.	17TP1A0426						
29.	17TP1A0427	1		1		1	1
30.	17TP1A0428	1			1	1	1
31.	17TP1A0430	1			1	1	1
32.	17TP1A0431			1	1	1	1
33.	17TP1A0432	1		1		1	0
34.	17TP1A0433	1			1	1	1
35.	17TP1A0434	1		1		1	1
36.	17TP1A0435			1	1	1	1
37.	17TP1A0436	1			1	1	1
38.	17TP1A0437	1			1	1	1
39.	17TP1A0438	1			1	1	1
40.	17TP1A0439				1	1	1
41.	17TP1A0441			1	1	1	1


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar V.L. Brahmapatnam(M),
 Kalluru Padthy District-501 506.

Sl. No.	Name of the Candidate	Roll No.	Grade
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology
 Vidya Vihar, Bhubaneswar (Odisha)
 Bhubaneswar, Odisha - 751005

Attainment for all components	Subjective	Objective	Assignment	Overall	Attainment Level
Course outcome - 1					
Course outcome - 2					
Course outcome - 3		94.8	92.2	94.5	3
Course outcome - 4	99.33	94.8	92.2	95.44	3
Course outcome - 5	100	94.8	92.2	95.6	3
Overall Course attainment as average attainment level					3


Sl.No	Roll Number	Target %= 50%					
		Question No.				Obj1	A1
Maximum Marks		1	2	3	4	5	5
		Target score		2.5	2.5	2.5	2.5
1.	15TP1A04A1	1	1			1	0
2.	16TP1A0410	1	1			1	0
3.	16TP1A028		1	1		1	1
4.	16TP1A0434	1			1	1	0
5.	16TP1A0447	1	1			1	1
6.	17TP1A0401	1			1	1	1
7.	17TP1A0402			1	1	1	1
8.	17TP1A0403	1	1			1	1
9.	17TP1A0404	1	1			1	1
10.	17TP1A0405			1	1	1	1
11.	17TP1A0406		1		1	1	1
12.	17TP1A0407		1		1	1	1
13.	17TP1A0408	1			1	1	1
14.	17TP1A0409	1			1	1	1
15.	17TP1A0411			1	1	1	1


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Sl. No.	Name of the Candidate	Grade	Percentage
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50


 PRINCIPAL
 SIDDHARTHA
 Institute of Engineering & Technology
 (MCAE) - 2013-2014
 Bangalore


108.	18TP5A0427	5	5			7	4
109.	18TP5A0428		5	5		9	3
110.	18TP5A0429	5			5	9	3
111.	18TP5A0430	4			5	7	4
112.	18TP5A0431	4			5	5	5
113.	18TP5A0432	5	5			6	4
114.	18TP5A0433	5			5	7	4
115.	18TP5A0434	4	4			8	
116.	18TP5A0435	4			4	6	4
117.	18TP5A0436	4		4		4	3
118.	18TP5A0437	5	5			10	5
119.	18TP5A0438	4			4	4	3
120.	18TP5A0439	4	4			3	4
Total Score		400	248	84	338	944	482
Total Number of students		90	58	18	71	117	116
Average Score		4.44	4.3	4.6	4.7	8	4
No. of students > target score		90	57	18	71	111	107
% of students > target score		100	98.2	100	100	94.8	92.2
Course Outcome Mapping with each Question							
Course outcome - 1							
Course outcome - 2							
Course outcome - 3						Y	
Course outcome - 4		Y	Y	Y		Y	
Course outcome - 5					Y	Y	
Course Outcome Attainment based on Exam Questions in terms of percentage of total students when mapped to each question							
Course outcome - 1							
Course outcome - 2							
Course outcome - 3						94.8	92.2
Course outcome - 4		100	98.2	100		94.8	92.2
Course outcome - 5					100	94.8	92.2


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.


Sl. No.	Name of the Candidate	Grade	Percentage
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50


SIDDHARTHA
PUNJABI
 Director of Examinations
 Punjab State Board of Technical Education
 Sector-14, Chandigarh-160012

79.	17TP1A0485	5			5	9	5
80.	17UR1A0401	5			5	10	5
81.	17UR1A0404	5	5			10	5
82.	18TP5A0401	3			3	5	4
83.	18TP5A0402	5	5			7	3
84.	18TP5A0403						
85.	18TP5A0404	4	5			4	2
86.	18TP5A0405		5	5		4	5
87.	18TP5A0406						
88.	18TP5A0407	4	4			5	5
89.	18TP5A0408	5			5	7	3
90.	18TP5A0409	5			5	7	3
91.	18TP5A0410	4	4			4	3
92.	18TP5A0411	4	2			5	5
93.	18TP5A0412	3	3			6	5
94.	18TP5A0413	4	5			6	5
95.	18TP5A0414	4			5	4	4
96.	18TP5A0415	3	4			5	5
97.	18TP5A0416	4		3		5	5
98.	18TP5A0417	5			5	5	5
99.	18TP5A0418	4	3			7	4
100.	18TP5A0419		5	5		5	4
101.	18TP5A0420	5	4			7	3
102.	18TP5A0421	4	4			7	3
103.	18TP5A0422	5	5			8	2
104.	18TP5A0423	5			3	5	3
105.	18TP5A0424	5	5			6	3
106.	18TP5A0425	4		4		7	4
107.	18TP5A0426	5	5			7	3



PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinubha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Date		Description		Amount	
1	10/10/20
2	10/11/20
3	10/12/20
4	10/13/20
5	10/14/20
6	10/15/20
7	10/16/20
8	10/17/20
9	10/18/20
10	10/19/20
11	10/20/20
12	10/21/20
13	10/22/20
14	10/23/20
15	10/24/20
16	10/25/20
17	10/26/20
18	10/27/20
19	10/28/20
20	10/29/20
21	10/30/20
22	10/31/20


 Director
 Haryana
 Government
 Chandigarh

50.	17TP1A0450	5	5				5	10	5
51.	17TP1A0451	5	5			5		10	5
52.	17TP1A0452	5	5					10	5
53.	17TP1A0453						4	10	5
54.	17TP1A0454					4		9	5
55.	17TP1A0455					5	5	10	5
56.	17TP1A0457	4	5					8	5
57.	17TP1A0458	4	5					9	4
58.	17TP1A0459	5	5					10	5
59.	17TP1A0460	5	5					10	5
60.	17TP1A0461	5	5					9	4
61.	17TP1A0462	5	5					10	5
62.	17TP1A0464	4	5					9	4
63.	17TP1A0465					5		10	5
64.	17TP1A0466	4	5					9	4
65.	17TP1A0467	5	5					10	5
66.	17TP1A0469	4	5					10	5
67.	17TP1A0472	4	4					8	4
68.	17TP1A0473	4	4					8	4
69.	17TP1A0474	4	4					7	5
70.	17TP1A0475					5		10	5
71.	17TP1A0476	5	4					10	3
72.	17TP1A0477	4	4					10	3
73.	17TP1A0479	4	4					10	3
74.	17TP1A0480	4	4					9	4
75.	17TP1A0481	4	4					10	3
76.	17TP1A0482	4	5					9	3
77.	17TP1A0483	4	5					9	3
78.	17TP1A0484	5	3					10	5

Sl. No.	Name of the Candidate	Grade	Percentage
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50


 PRINCIPAL
 SIDDHARTHA
 Institute of Engineering & Technology
 (MBA & B.Tech) - 1st Floor
 Block - 10, Vidyanagar, Bangalore

21.	17TP1A0418			3	3		6	2
22.	17TP1A0419	5				5	10	1
23.	17TP1A0420	5				5	10	5
24.	17TP1A0421	4				5	9	3
25.	17TP1A0423	5		5			9	3
26.	17TP1A0424	4		5			9	5
27.	17TP1A0425			4		2	6	5
28.	17TP1A0426							
29.	17TP1A0427	4		5			9	5
30.	17TP1A0428	5				5	10	5
31.	17TP1A0430	3				5	9	5
32.	17TP1A0431			5		5	8	5
33.	17TP1A0432	4		4			5	1
34.	17TP1A0433	5				5	8	5
35.	17TP1A0434	5		5			9	5
36.	17TP1A0435			3		4	9	3
37.	17TP1A0436	4				5	9	4
38.	17TP1A0437	4				5	9	5
39.	17TP1A0438	5				5	10	5
40.	17TP1A0439	5				5	10	5
41.	17TP1A0441			3		4	9	4
42.	17TP1A0442			5		5	10	5
43.	17TP1A0443			4		5	10	5
44.	17TP1A0444	5				5	10	5
45.	17TP1A0445	5				5	9	3
46.	17TP1A0446			5		5	10	5
47.	17TP1A0447			5		5	9	4
48.	17TP1A0448			5		5	10	5
49.	17TP1A0449				5	5	9	5


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

2019/08/24
2019/08/24
2019/08/24

2110H0111V
BRANCH



CMOS compared to TTL:

- CMOS circuits do not draw as much power as TTL circuits while at rest. However, CMOS power consumption increases faster with higher clock speeds than TTL does. Lower current draw requires less power supply distribution, therefore causing a simpler and cheaper design.
- Due to longer rise and fall times, the transmission of digital signals becomes simpler and less expensive with CMOS chips.
- CMOS components are more susceptible to damage from electrostatic discharge than TTL components.

CMOS (complementary metal-oxide-semiconductor) technology is used predominantly to create digital circuitry. The fundamental building blocks of CMOS circuits are P-type and N-type MOSFET transistors. A P-type MOSFET can be modeled as a switch that is closed when the input voltage is low (0 V) and open when the input voltage is high (5 V). A N-type MOSFET can be modeled as a switch that is closed when the input voltage is high (5 V) and open when the input voltage is low (0 V). The basic idea for CMOS technology is to combine P-type and N-type MOSFETs such that there is never a conducting path from the supply voltage (5 V) to ground. As a consequence, CMOS circuits consume very little energy. CMOS technology employs two types of transistor: n-channel and p-channel. The two differ in the characteristics of the semiconductor materials used in their implementation and in the mechanism governing the conduction of a current through them. We will model this behavior using switches controlled by voltages corresponding to logic 0 and logic 1. Such a model ignores complex electronic devices and captures only logical behavior. The symbol for an n-channel transistor is shown in Figure below . The transistor has three terminals: the gate (G), the source (S), and the drain (D). The voltage applied between G and S determines whether a path for current to flow exists between D and S. If a path exists, we say that the transistor is ON, and if a path does not exist, we say that the transistor is OFF. The n-channel transistor is ON if the applied gate-to-source voltage is H and OFF if the applied voltage is L. Here we will make the usual assumption that a 1 represents the H voltage range and a 0 represents the L voltage range. The notion of whether a path for current to flow exists is easily modeled by a switch. The switch consists of two fixed terminals corresponding to the S and D

(Printed Name) _____
 (Printed Title) _____
 (Signature) _____
 (Date) _____

terminals of the transistor. In addition, there is a movable contact that, depending on its position, determines whether the switch is open or closed. The position of the contact is controlled by the voltage applied to the gate terminal G. Since we are looking at logic behavior, this control voltage is represented on the symbol by the input variable X on the gate terminal. For an n-channel transistor, the contact is open (no path exists) for the input variable X equal to 0 and closed (a path exists) for the input variable X equal to 1. Such a contact is traditionally referred to as being normally open, that is, open without a positive voltage applied to activate or close it.

BiCmos Advantages and Disadvantages:

This page covers BiCMOS basics, advantages and disadvantages. It describes BiCMOS devices viz. BiCMOS Inverters, BiCMOS Gates and BiCMOS Drivers.

BiCMOS refers to logic family which combines both bipolar and CMOS logic devices in one single IC. Hence it offers following benefits:

- High Speed of operation
- High packing density
- Low Power Dissipation

As it is combination of bipolar and CMOS technologies it offers following benefits over conventional CMOS and Bipolar logic families. This is the main difference between them.

BiCMOS Advantages

Following are the advantages of BiCMOS:

- Low power dissipation compare to Bipolar
- Improved speed of operation compare to CMOS
- Large current drive compare to CMOS

BiCMOS Disadvantages


Following are the disadvantages of BiCMOS:

- High Cost

Diode and Transistor NAND Gate or DTL NAND Gate:

July 25, 2018 by Electrical4U


Realizing NAND Gate using Diode and Transistor


**PRINCIPAL
SIDDHARTHA**
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

Handwritten text, possibly a signature or stamp, located at the top center of the page. The text is mirrored and appears to be bleed-through from the reverse side of the document.

For simplicity we will show here only two inputs NAND gate circuit by using diodes and transistors. This NAND gate is called **DTL NAND gate** or **Diode Transistor Logical NAND Gate**.

When both input A and B are given with 0 V, both of the diodes are in forward biased condition that is in ON condition. Supply voltage will get path to the ground through diode D₁ and D₂. Entire supply voltage +5 V will ideally drop across resistor R and hence base terminal of transistor T will not get enough potential to turn ON the transistor and hence the transistor will be in OFF condition. As a result supply voltage +5 V will appear at output terminal X and hence output X will become high or logical 1.




Siddhartha
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-508 506.



பெரிய
நாடு

அறிவியல்


தமிழ்நாடு தொழில்நுட்ப அறிவியல்
பேரறிஞர் அண்ணாமலை பல்கலைக்கழகம்
திருச்சிராப்பள்ளி





Now if either of diode D_1 and D_2 , is applied with 0 V, the same thing happens as in these cases also the supply voltage gets a path to the ground either of the forward biased diode. In that cases

Siddhartha
PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Faint, illegible text, possibly bleed-through from the reverse side of the page.


SIDDHARTHA
Institute of Engineering & Technology
Vellore, Tamil Nadu (India)
Rajawadey Road, Vellore

also the output will be logical high or 1.




When both of the inputs are given with +5 V that is logical 1 both of the diodes are in OFF

PRINCIPAL
SIDDHARTH
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

2102121212
Institute of Engineering & Technology
Kalyan, Maharashtra
Kalyan, Maharashtra


condition and hence supply voltage will appear at the base terminal of the transistor T which makes it switched ON and supply voltage gets a path to the ground through this transistors. Ideally entire supply voltage +5 V will drop across resistor R' and output terminal X will get ideally zero volts and hence the output is considered as logical 0. Hence, the output is only 0 when and only when both inputs are +5 V or logical 1.



Siddhartha
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

Handwritten signature
Institute of Technology & Management
Vijayawada (VITM) (Autonomous)
Vengal Rao Road - 520 017
AP

Diode Transistor Logical NAND Gate (DTL NAND Gate)



A two-input **NAND gate** produces a LOW output if both of its inputs are HIGH. It's easy enough to create a **NAND gate** by using just two transistors. A **NAND gate** circuit is almost identical to an **AND gate** circuit.

Siddhartha
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.




Faint, illegible text, possibly a title or header, located in the middle of the page.

[Handwritten Signature]
Institute of Engineering & Technology
GATEWAY TO KNOWLEDGE
K. J. Somaiya Institute of Engineering & Technology
Warananagar, Andheri (W), Mumbai - 400 075

Basics

Analog Quantities

- Most natural quantities that we see are **analog** and vary continuously. Analog systems can generally handle higher power than digital systems




- Digital systems can process, store, and transmit data more efficiently but can only assign discrete values to each point

SIDHARTH A
PRINCIPAL
Institute of Engineering & Technology
Kangra Road, District-501 506

Analog and Digital Systems


- Digital systems can process, store, and transmit data more efficiently but can only assign discrete values to each point



[Handwritten Signature]
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506

Contd..

- Digital electronics uses circuits that have two states, which are represented by two different voltage levels called HIGH and LOW. The voltages represent numbers in the binary system
- In binary, a single number is called a *bit* (for *binary digit*). A bit can have the value of either a 0 or a 1, depending on if the voltage is HIGH or LOW.



PRINCIPAL
SIDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

2017-2018
2017-2018
2017-2018
2017-2018
2017-2018
2017-2018
2017-2018
2017-2018
2017-2018
2017-2018




2017-2018
2017-2018
2017-2018
2017-2018
2017-2018
2017-2018
2017-2018
2017-2018
2017-2018
2017-2018


2017-2018

Digital Signals

- Digital waveforms change between the LOW and HIGH levels. A positive going pulse is one that goes from anormally LOW logic level to a HIGH level and then back again. Digital waveforms are made up of a series of pulses



(a) Positive-going pulse



(b) Negative-going pulse

Siddhartha
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

1970-1971
1971-1972
1972-1973
1973-1974
1974-1975
1975-1976
1976-1977
1977-1978
1978-1979
1979-1980
1980-1981
1981-1982
1982-1983
1983-1984
1984-1985
1985-1986
1986-1987
1987-1988
1988-1989
1989-1990
1990-1991
1991-1992
1992-1993
1993-1994
1994-1995
1995-1996
1996-1997
1997-1998
1998-1999
1999-2000
2000-2001
2001-2002
2002-2003
2003-2004
2004-2005
2005-2006
2006-2007
2007-2008
2008-2009
2009-2010
2010-2011
2011-2012
2012-2013
2013-2014
2014-2015
2015-2016
2016-2017
2017-2018
2018-2019
2019-2020
2020-2021
2021-2022
2022-2023
2023-2024
2024-2025

Year	Income	Expenses	Balance
1970-1971	1000	800	200
1971-1972	1200	900	300
1972-1973	1500	1100	400
1973-1974	1800	1300	500
1974-1975	2000	1500	500
1975-1976	2200	1700	500
1976-1977	2500	1900	600
1977-1978	2800	2100	700
1978-1979	3000	2300	700
1979-1980	3200	2500	700
1980-1981	3500	2700	800
1981-1982	3800	2900	900
1982-1983	4000	3100	900
1983-1984	4200	3300	900
1984-1985	4500	3500	1000
1985-1986	4800	3700	1100
1986-1987	5000	3900	1100
1987-1988	5200	4100	1100
1988-1989	5500	4300	1200
1989-1990	5800	4500	1300
1990-1991	6000	4700	1300
1991-1992	6200	4900	1300
1992-1993	6500	5100	1400
1993-1994	6800	5300	1500
1994-1995	7000	5500	1500
1995-1996	7200	5700	1500
1996-1997	7500	5900	1600
1997-1998	7800	6100	1700
1998-1999	8000	6300	1700
1999-2000	8200	6500	1700
2000-2001	8500	6700	1800
2001-2002	8800	6900	1900
2002-2003	9000	7100	1900
2003-2004	9200	7300	1900
2004-2005	9500	7500	2000
2005-2006	9800	7700	2100
2006-2007	10000	7900	2100
2007-2008	10200	8100	2100
2008-2009	10500	8300	2200
2009-2010	10800	8500	2300
2010-2011	11000	8700	2300
2011-2012	11200	8900	2300
2012-2013	11500	9100	2400
2013-2014	11800	9300	2500
2014-2015	12000	9500	2500
2015-2016	12200	9700	2500
2016-2017	12500	9900	2600
2017-2018	12800	10100	2700
2018-2019	13000	10300	2700
2019-2020	13200	10500	2700
2020-2021	13500	10700	2800
2021-2022	13800	10900	2900
2022-2023	14000	11100	2900
2023-2024	14200	11300	2900
2024-2025	14500	11500	3000

Income: 1000, 1200, 1500, 1800, 2000, 2200, 2500, 2800, 3000, 3200, 3500, 3800, 4000, 4200, 4500, 4800, 5000, 5200, 5500, 5800, 6000, 6200, 6500, 6800, 7000, 7200, 7500, 7800, 8000, 8200, 8500, 8800, 9000, 9200, 9500, 9800, 10000, 10200, 10500, 10800, 11000, 11200, 11500, 11800, 12000, 12200, 12500, 12800, 13000, 13200, 13500, 13800, 14000, 14200, 14500


Expenses: 800, 900, 1100, 1300, 1500, 1700, 1900, 2100, 2300, 2500, 2700, 2900, 3100, 3300, 3500, 3700, 3900, 4100, 4300, 4500, 4700, 4900, 5100, 5300, 5500, 5700, 5900, 6100, 6300, 6500, 6700, 6900, 7100, 7300, 7500, 7700, 7900, 8100, 8300, 8500, 8700, 8900, 9100, 9300, 9500, 9700, 9900, 10100, 10300, 10500, 10700, 10900, 11100, 11300, 11500

Balance: 200, 300, 400, 500, 500, 600, 700, 700, 700, 800, 900, 900, 900, 1000, 1100, 1100, 1100, 1200, 1300, 1300, 1300, 1400, 1500, 1500, 1500, 1600, 1700, 1700, 1700, 1800, 1900, 1900, 1900, 2000, 2100, 2100, 2100, 2200, 2300, 2300, 2300, 2400, 2500, 2500, 2500, 2600, 2700, 2700, 2700, 2800, 2900, 2900, 2900, 3000


Income: 1000, 1200, 1500, 1800, 2000, 2200, 2500, 2800, 3000, 3200, 3500, 3800, 4000, 4200, 4500, 4800, 5000, 5200, 5500, 5800, 6000, 6200, 6500, 6800, 7000, 7200, 7500, 7800, 8000, 8200, 8500, 8800, 9000, 9200, 9500, 9800, 10000, 10200, 10500, 10800, 11000, 11200, 11500, 11800, 12000, 12200, 12500, 12800, 13000, 13200, 13500, 13800, 14000, 14200, 14500

Pulse Definitions

- Actual pulses are not ideal but are described by the rise time, fall time, amplitude, and other characteristics.



Handwritten text in the top right corner, possibly a date or page number, including the number "1913".




Bliss Delusions

Periodic Pulse Waveforms

- Periodic pulse waveforms are composed of pulses that repeats in a fixed interval called the **period**.
- The **frequency** is the rate it repeats and is measured in hertz. The **clock** is a basic timing signal that is an example of a periodic wave.


$$T = \frac{1}{f}$$

What is the period of a repetitive wave if $f = 3.2 \text{ GHz}$?


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

Pulse Definitions

- In addition to frequency and period, repetitive pulse waveforms are described by the amplitude (A), pulse width (t_W) and duty cycle. Duty cycle is the ratio of t_W to T .




Advantages of Integrator over differentiator

- Integrators are almost invariably preferred over differentiators in analog computer applications for the following reasons.
- The gain of the integrator decreases with frequency where as the gain of the differentiator increases linearly with frequency. It is easier to stabilize the former than the latter with respect to spurious oscillations.
- As a result of its limited band width an integrator is less sensitive to noise voltages than a differentiator.
- If the input wave form changes very rapidly, the amplifier of a differentiator may over load.
- It is more convenient to introduce initial conditions in an integrator.


AMERICAN
ADVISORY
CORPORATION
1000 15th Street, N.W.
Washington, D.C. 20005
Tel: (202) 462-1000

Synchronized Clamping




Siddhartha
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

AMTMMW012
AMTMMW012
AMTMMW012



AMTMMW012

Diode As a Switch



Silicon Diode and its V-I Characteristics

Siddhartha
Dr. N. CHITRAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

2023-2024
APR 10 2024
APR 10 2024
APR 10 2024

APR 10 2024

APR 10 2024

APR 10 2024

APR 10 2024


APR 10 2024

APR 10 2024

APR 10 2024

Diode Switching times

- Reverse recovery time of the diode
- Forward recovery time of the diode



Siddhartha
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vimohba Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.


Handwritten text in the top right corner, possibly a date or reference number, including the word "MAY" and "1951".

Handwritten text in the middle left section, possibly a name or title.

Handwritten text at the bottom center, possibly a signature or a name.

Sampling Gates

- Sampling Gates are also called as Transmission gates ,linear gates and selection circuits,in which the output is exact reproduction of the input during a selected time interval and zero otherwise.
- It has two inputs – gating signal, rectangular wave
- Two types
- Unidirectional
- Bidirectional



Siddhartha
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vijayabharathi Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.





2008/08/25
 AMY W. WILSON
 ZIDUWU
 1

2008/08/25 - ZIDUWU

The following information was obtained from the records of the Ziduwu project. The information is being provided for your information and is not to be used for any other purpose.

2008/08/25

Exponential sweep circuit



Siddharth
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

AMT
2000
AMT
2000
AMT
2000

AMT
2000
AMT
2000
AMT
2000

AMT
2000
AMT
2000
AMT
2000

AMT
2000
AMT
2000
AMT
2000

AMT
2000
AMT
2000
AMT
2000

Comparision of Miller and Bootstrap time base generator

<u>Bootstrap sweep circuit</u>	<u>Miller sweep circuit</u>
1) The circuit employs positive feedback.	1) The circuit employs negative feedback.
2) The circuit generates positive going ramp.	2) The circuit generates negative going ramp.
3) The circuit employs an emitter follower whose gain is nearly unity.	3) The circuit requires an amplifier whose gain is very very large (ideally infinite).
4) The amplifier must have high input resistance.	4) Amplifier with high input resistance is not very essential.

School
PRINCIPAL
SIDHARTH
Institute of Engineering & Technology,
Vijayabharathi Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506

1. The first part of the document
 discusses the importance of
 maintaining accurate records
 for all transactions. It
 emphasizes that proper
 bookkeeping is essential for
 the success of any business.
 The second part of the document
 provides a detailed overview of
 the accounting cycle, which
 consists of eight steps. These
 steps are designed to ensure
 that all financial data is
 properly recorded and
 summarized. The final part of
 the document discusses the
 importance of auditing and
 how it can help to identify
 errors and prevent fraud.

THE UNIVERSITY OF
 THE SOUTH PACIFIC
 FACULTY OF
 BUSINESS
 DEPARTMENT OF
 ACCOUNTING
 2020

THE UNIVERSITY OF THE SOUTH PACIFIC
 FACULTY OF BUSINESS
 DEPARTMENT OF ACCOUNTING

TOTEM POLE NAND GATE

- First introduced by in 1964 (Texas Instruments)
- TTL has shaped digital technology in many ways
- Standard TTL family (e.g. 7400) is obsolete
- Newer TTL families still used (e.g. 74ALS00)





Figure 9.1 TTL NAND gate.

Principal
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

Από την ανάλυση των αποτελεσμάτων
των ερωτηματολογίων, προέκυψε
το ακόλουθο διάγραμμα:

ΑΝΑΛΥΣΗ



ΑΝΑΛΥΣΗ
ΑΝΑΛΥΣΗ ΑΝΤΙΣΤΑΤΩΝ
ΑΝΑΛΥΣΗ ΚΑΤΑΝΟΜΗΣ
ΑΝΑΛΥΣΗ ΚΑΤΑΝΟΜΗΣ
ΑΝΑΛΥΣΗ ΚΑΤΑΝΟΜΗΣ
ΑΝΑΛΥΣΗ ΚΑΤΑΝΟΜΗΣ

ΑΝΑΛΥΣΗ ΚΑΤΑΝΟΜΗΣ ΚΑΤΑΝΟΜΗΣ ΚΑΤΑΝΟΜΗΣ










COPARISON OF LOGIC FAMILIES

Parameter	CMOS	TTL	ECL
Basic gate	NAND/NOR	NAND	OR/NOR
Fan-out	>50	10	25
Power per gate (mW)	1 @ 1 MHz	1 - 22	4 - 55
Noise immunity	Excellent	Very good	Good
t_{PD} (ns)	1 - 200	1.5 - 33	1 - 4





SIDDHARTHA
 Institute of Engineering & Technology,
 Vvubha Nagar (V), Ibrahimpatnam (M),
 Rangla Reddy District-501 506.




RECEIVED
JAN 15 1964
LIBRARY OF THE
UNITED STATES DEPARTMENT OF
COMMERCE
WASHINGTON, D. C.

FROM THE OFFICE OF THE SECRETARY

S.NO	Input signal	Circuit Diagram (LPRC)	Output wave form
1	<p>step signal</p> 		<p>output wave form</p> 
2	<p>pulse signal</p> 		
3	<p>square signal</p> 		

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 N.T. Rama Reddy District-501 506.

Input signal	Circuit Diagram (LPRC)	Output wave form.
<p>4 Ramp signal</p> 		<p>Output wave form.</p> 

Input signal	HPRC	o/p wave form.
<p>1 step signal.</p> 		

PRINCIPAL
 SIDDHARTHA
 Institute of Engineering & Technology
 Yemina, West of AP, India
 Phone: 0863-2510900





I/p signal

HPRCKT

o/p wave form




2

pulse signal




3

square signal



Large capacitance






Input signal




HPRC

o/p wave form.

4 Ramp signal



5) Exponential signal





Feedback

CCW

1) draw the o/p of the low pass RC circuit for different time constant to pulse i/p, square i/p?

of low pass RC circuit.



→ As above the circuit is low pass. ckt is only allows the low frequency signal and attenuation high frequency signal for low frequency signal

$f=0 \quad x_c = \text{high } (\infty) \uparrow ; \quad x_c = \frac{1}{2\pi fC}$

→ for high frequency signal

$f = \text{high} \quad x_c = \text{low } (0) \downarrow$

→ for low frequency signal capacitor acts as open circuit so,

we can measure the voltage across the capacitor

→ as frequency is very low '0' we gets max. voltage

and frequency increase voltage decrease linearly

$V_o = IR \rightarrow (1)$
 $I = \frac{V_{in}}{R} = \frac{V_{in}}{R - x_c}$

$I = \frac{V_{in}}{R - \frac{1}{2\pi fC}}$

$I = \frac{V_{in}}{R [1 - \frac{1}{2\pi fCR}]}$

Sidhartha
PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinohra Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

$$I = \frac{V_{in}}{R \left[1 - j \left(\frac{R_1}{R} \right) \right]} \quad R_1 = \frac{1}{\omega RC}$$

$$V_o = \frac{V_{in}}{R \left[1 - j \left(\frac{R_1}{R} \right) \right]} \times R$$

$$V_o = \frac{V_{in}}{\left[1 - j \left(\frac{R_1}{R} \right) \right]}$$

$$V_o/V_{in} = \frac{1}{\left[1 - j \left(\frac{R_1}{R} \right) \right]}$$



$$\text{gain (A)} = V_o/V_{in} = \frac{1}{\left[1 - j \left(\frac{R_1}{R} \right) \right]}$$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{1}{\sqrt{1 + \left(\frac{R_1}{R} \right)^2}}$$

at $R_1 = R$

$$\left| \frac{V_o}{V_{in}} \right| = \frac{1}{\sqrt{1+1}} = \frac{1}{\sqrt{2}} = 0.707$$

* Response of low RC circuit for pulse i/p



PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.

$V =$ Amplitude of i/p signal.

If the constant RC of ckt is very large at end of pulse ' V_0 ' is $v(1 - e^{-t/RC})$ and o/p will decrease to zero from this

$$\tau = RC$$

it takes less time to charge is ' $V_p < V$ ' $\tau =$ some capacitor slowly charging


$$V_{o1} = V(1 - e^{-t_1/RC})$$

$$V_{o2} = V(1 - e^{-t_2/RC})$$


$$t_2 = t - t_p$$

$$V_{o2} = V \left[1 - e^{-(t - t_p)/RC} \right]$$

Response of low pass RC ckt for square wave i/p



output \rightarrow



\rightarrow wave form which maintains itself at a constant level

V for a time T_1 and at other constant level ' V ' for a time

T_2 and which is repetitive with a period $T = T_1 + T_2$

is called square wave i/p.

Siddhartha
 PRINCIPAL
 SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.

classify different types of clipper circuit and explain their operation and also transistor characteristics?

clipper? — clipper is an electronic device which removes some portion of i/p signal either in positive half cycle negative half cycle.



→ clipper is a voltage limiter amplitude.

clipper types :-

- positive diode clipper
- negative diode clipper
- biased diode clipper
 - a) positive biased d.c
 - b) negative biased d.c

→ combination biased clipper

positive diode clipper :-



output waveform :-





→ during the +ve half cycle of AC signal diode is forward bias. during the -ve half cycle of AC signal is reverse bias. current pass through the diode is after 0.7V


→ The o/p is same as the i/p signal.

SIDDHARTH
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

3) negative diode clippers -






output waveform -



- during the '+ve' half cycle of AC signal diode is reverse bias.
- during the '-ve' half cycle of AC signal diode is forward bias
- current pass through the diode after 0.7V
- The op is same as i/p signal.

* biased diode clippers -

a) '+ve' diode clippers -




- during the '+ve' half cycle of AC signal diode is forward bias
- 'V' bias voltage is acting as short circuit.
- 0.7V as 0.7V is cut in voltage of silicon diode.



Signature
 Institute of
 Information Technology
 Ranga Reddy District-501 506.

→ The output voltage will be equal to the cut in the voltage diode pulse voltage drop across V_{bias} .
 → i/p voltage always greater than the bias voltage.


Ex: - $0.7V + 5 = 5.7V = V_o$
 If $V_{bias} = 2V$ $V_{in} = 3V$
 $V_o = 0.7V + V_{bias}$
 $V_o = 0.7V + 2V$
 $V_o = 2.7V$



* negative biased diode clipper :-



5 output waveform :-






→ during the negative half cycle the signal diode is forward bias
 → during the positive half cycle the signal diode is reverse bias.

After from the 0.7V cut in voltage across the diode

→ V_{out} is equal to input signal.

→ It acting as a short ckt.

combination biased diode clipper:



$V_{in} = 10V, V_B = 5V, V_{B2} = 5V$

$V_o = 0.7 + V_{bias}$

$V_o = 0.7 + 5V$

$V_o = 5.7V$

$V_o = 5.7V$

Siddhartha
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

2018-19
 10/10/2018
 10/10/2018



$$V = 2 + 1$$


$$V = 3$$

$$V = 3 + 1 = 4$$

$$V = 3 + 1 = 4$$

1) Bi-directional sampling gate :-

G. Vincesha
17TPIA0428
PDE
UNIT Test-3






10/10

⇒ It produces the +ve waveform and -ve wave forms are continuously, during the -ve low control I/p forward bias

D_1 is off & D_2 is ON. → during the +ve high control I/p is forward bias, D_1 (diode) is ON and D_2 is OFF it pass through the resistance.


→ Bi-directional sampling gate is both (+ve) and (-ve) half cycle of the I/p signal.

output wave form :-



5) Realize the AND and OR gate using diode transistor.
 AND gate is logic gate with multiple number of i/p's but only one output the output of AND gate is logic 1 (or) high only. If any the inputs are high else the output is zero.
 → '2' input AND gate using diodes the i/p's are indicated by 'A' and 'B' and 'Y' indicates the output.

Implementation of AND gate using transistor



$C = A \cdot B$

Truth table.

A	B	C = A · B
0	0	0
0	1	0
1	0	0
1	1	1

→ If $A=0, B=0$ both Q_1 and Q_2 are off. It is open circuit current does not allow Q_1 and Q_2 . The o/p voltage is '0' the transistor will be off region.


→ If $A=1, B=1$ both Q_1 and Q_2 transistor are 'ON' current passes from V_{cc} to load resistance ' R_L ' and passes through ground output voltage ' V_o ' is '1'.

PRINCIPAL
 SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.

Implementation of OR gate using diode :-

→ OR gate is an electronic device it can perform OR-operation b/w given operands.

logic symbol :-




truth table :-

A	B	$C = A + B$
0	0	0
0	1	1
1	0	1
1	1	0

→ In OR gate operation both the i/p's are low then the o/p is high.

Implementation using diode :-




→ If we give i/p $A=0, B=0$ PN junction diode, is open circuit there is no current is passes. through D_1 and D_2 the o/p voltage V_o is '0'

→ If $A=0, B=1$, D_1 transistor is off But D_2 transistor is ON and passes through load resistance ' R_2 ' o/p voltage ' V_o ' is 1

→ If $A=1, B=0$ passes through load Resistance ' R_L ' and o/p voltage V_o is 1

Implementation of OR gate using transistor :-



→ If $A=0, B=0$ transistor Q_1 and Q_2 is off output voltage V_o is '0' $A=0, B=0$ current is open circuit

→ $A=0, B=1$ Q_1 is off and Q_2 is on current passes through Q_2 V_o is 1

→ If $A=1, B=0$ current pass through Q_1 and Q_2 is on Q_2 is off output voltage V_o is 1

→ If $A=1, B=1$ current passes through Q_1 and Q_2 both transistor are 'on' Then the p/p voltage is '1'

Handwritten signature

SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

Vinobha Nagar, Ibrahimpatnam, R.R. Dist - 501 506

INTERNAL EXAMS ANSWER BOOK

10
10

H.T. No. 1 7 T P 1 A 0 4 0 6


Class/Yr/Branch: B.Tech. / M.Tech / M.B.A : II ECE

Mid Exam No.: 02 Subject: PDC

No. of Addl. Sheets: 01 Sign. of Invigilator: [Signature] Date: 23/4/19

4) Realization AND gate and OR gate using diodes.

Realization of AND Gate :-



Two input logic gate of AND Gate using diode.

The above figure shows the two input logic gate of AND Gate by using diode.

In positive logic gate, two inputs A and B are voltage source and R

load resistance of a circuit.

There is two diodes D_1 and D_2 .

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar(V), Ibrahimpatnam(M)
Ranga Reddy District-501 506.



INSTITUTIONAL
 SHIPHARATHA
 Institute of Technology & Management
 Vellore, Tamil Nadu
 605 016
 Phone: 0426 223 4444
 Fax: 0426 223 4444
 Email: info@shipharatha.edu.in
 Website: www.shipharatha.edu.in

(i) When $A = \text{low}$ and $B = \text{low}$. Both the inputs are $B = 0$. The diodes D_1 and D_2 are ON. Current flows through the resistor R . The output is $x = 0$.

(ii) when $A = \text{low}$ and $B = \text{high}$ $A = 0$ & $B = +5V$. The diode D_1 is ON and D_2 is OFF. Current flows through the diode D_1 . Voltage drop across the resistor. The output is $x = 0$.

(iii) when $A = \text{high}$ and $B = \text{low}$ $A = +5V$ and $B = 0V$. The diode D_1 is OFF and D_2 is ON. Current flows through the diode D_2 . Voltage drop across the resistor R . The output is $x = 0$.

(iv) when $A = \text{high}$ & $B = \text{high}$ $A = +5V$ and $B = +5V$. The both diodes D_1 and D_2 are OFF. There is no current flow through the resistor R . The output is $x = 1$.

Truth table


Input		O/p
A	B	x
Low	Low	Low
Low	high	Low
high	Low	Low
high	high	high

Truth table

Input		O/p
A	B	x
0	0	0
0	1	0
1	0	0
1	1	1

REGIONAL
SAUBHARATHA
Institute of Engineering & Technology
Mangaluru, Kerala
Rangaswamy Street-575 002

Realization of OR Gate:



Two input logic gate of OR Gate
using Diodes

In positive logic Gate two inputs A and B are voltage source and R be the load resistance R.

These two inputs produces the four possible combinations

i) When $A = \text{low}$ & $B = \text{low}$ $A = 0$ & $B = 0$ the Diodes D_1 and D_2 are OFF. There is no current flow through the resistor R. The output of x is 0

ii) When $A = \text{low}$ & $B = \text{high}$ $A = 0$ & $B = 15V$ The Diode D_1 is OFF and D_2 is ON. There is D_2 is current flow through the resistor R. The output of x is high

iii) When $A = \text{high}$ & $B = \text{low}$ Diode D_1 is ON, and D_2 is OFF. Current flow through the resistor R. The output of x is high

[Faint, illegible handwritten text, likely bleed-through from the reverse side of the page.]

Principal
SIDDHARTHA
Institute of Engineering & Technology
Kumbhariya (V.P. Nagar), Kumbhariya (M.P.)
Rangpur Dist. - 491001

iv) when V_p $A = \text{high}$ & $B = \text{high}$ $A = +V$ & $B = +V$
 Both the Diodes D_1 and D_2 are ON. There is a current flow through the resistor. Thus the output of x is high.

Truth table

Input		o/p
A	B	x
Low	Low	Low
Low	high	high
high	low	high
high	high	high

truth table

Input		o/p
A	B	x
0	0	0
0	1	1
1	0	1
1	1	1

Truth table for OR Gate

22)

Transistor Miller Time Base Generator


Transistor miller time base Generator consist of

a three stage amplifiers

first stage of amplifier is common emitter

follows. It reduces the high input impedance

PRINCIPAL
 SIDDHARTHA
 Institute of Engineering & Technology,
 Vinohra Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.


SIDHANTA
INSTITUTE OF ENGINEERING & TECHNOLOGY
 WILSON COLONY, TANDYANAGAR,
 RAIPUR (JHARKHAND) - 831 007

Third stage of amplifier is emitter follower
by the two reasons.

First reason. There is low resistance of impedance

R_o is reduces the load resistance drives

Second is the high input impedance produces the
less resistance drives.

The third stage of amplifier is connected to
the one transistor.

There is a capacitor by pass capacitor which

is the Bode there is a capacitor charges.

C_1 is OFF then the capacitor is present the

charging there is a emitter follower

By using Schmitt trigger the o/p voltage is

trigger to the resistance it gives the wave

forms the coupling capacitor acts to the

charge

Principal
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

$$V_s = \frac{V_i}{V} [1 - \dots]$$

Handwritten text, possibly a signature or name, including the word "LAWSON" and other illegible characters.

A large, faint table with multiple columns and rows, likely a ledger or record book. The text is extremely light and mostly illegible.

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

Vinobha nager ibrahimpatnam..R.R.DistrictHyderabad-501506

II B.Tech. II Sem., IInd Mid-Term Examinations, April - 2019

Branch: ECE

Subject: PDC

Date: 23-04-19-AN

Objective Exam

Time: 30min

Name: A. Nagarani

Hall Ticket No. 17TP1A0406

10
10

Answer All Questions. All Questions Carry Equal Marks. Time: 30 Min. Marks: 10.

I. Choose the correct alternative:

- Which of the following logic family has highest fan-out?
A) ECL B) TTL C) DTL D) CMOS (D) ✓
- A sinusoidal waveform can be converted to a square waveform by using _____.
A) Astable multivibrator B) Bistable multivibrator C) Schmitt trigger D) None of the above (C) ✓
- In Miller time base generator, which of the following is used
A) An inverting amplifier with a gain of unity B) an inverting amplifier with a gain of infinity (B) ✓
C) Non-inverting amplifier with a gain of unity D) non-inverting amplifier with a gain of infinity
- Bootstrap's sweep circuit produces _____ type of waveform.
A) Positive going Ramp B) negative going Ramp C) either A or B D) Both A and B (A) ✓
- Circuit which consist of a quasi-stable state is called
A) Bistable circuit B) monstable circuit C) tri stable circuits D) tristate circuit (B) ✓
- To get a saw-tooth output waveform, the restoration time is
A) Zero B) rise time C) storage time D) infinity (A) ✓
- Bootstrap's sweep circuit produces _____ type of waveform.
A) Positive going Ramp B) negative going Ramp C) either A or B D) Both A and B (B) ✓
- Applications of time base generator
A) Multivibrator B) logic gates C) CRO D) A & B (C) ✓
- Multivibrator has how many states?
A) 0 B) 1 C) 2 D) 4 (C) ✓
- Transistor saturation region operation in the following bias
A) R.B, R.B B) R.B, F.B C) F.B, F.B D) F.B, R.B (D) ✓

II. Fill in the Blanks

11. A fire base ^{generates} is an electronic circuit which generates an output voltage or current waveform.

12. The No of quasi stable states of mono stable is 01 ✓

13. When the diode is forward biased it acts as short circuit (SC) ✓

14. The basic TTL gate is AND Gate ✓

15. Schmitt trigger is a Emitter Coupled bistable multivibrator ✓


16. Which is the best logic family in bipolar technology TTL ✓

17. Which logic gate having high fan-out CMOS ✓

18. Define sampling gate Output ~~control~~ ^{control} ~~decides~~ the same output ~~at~~ time interval

19. Transistor saturation voltage in CE configuration is $V_{CE} = 0.3V$ ✓

20. Draw any RTL logic gate



SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Rangareddy District-501 506.

[Handwritten Signature]
Principal
ZIDDHARSHA
Institute of Engineering & Technology
Vidyanagar, Bhopal
Rajwade Institute of Engineering & Technology

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

Vinobha Nagar, Ibrahimpatnam, R.R. Dist - 501 506

INTERNAL EXAMS ANSWER BOOK

16
10

H.T. No.

1	7	T	P	I	A	0	4	0	6
---	---	---	---	---	---	---	---	---	---

 Class/Yr/Branch: B.Tech. / M.Tech / M.B.A II year ECE

Mid Exam No.: 01 Subject: PDC

No. of Addl. Sheets: 02 Sign. of Invigilator: [Signature] Date: 19/2/19


4) Clamper:-

Clamper is a non linear Electronic device

'dc' level is a input signal. It adds


'dc' level is a input signal.

Block diagram of clamper.



Block diagram of clamper circuit

Output wave form of clamper circuit



[Signature]
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

Biased clamper

In biased voltage is added with the diode then

Principal
SIDDHARTHA
Institute of Engineering & Technology
Vijayapuri, Kolar, Karnataka - 562152
Phone: 94481 23456


with in a dc level voltage. which is required
 to dc level is 1% to 99% will be occurred.

Biased clampers:

Biased clampers are four types

- 1) positive clamper with positive bias
- 2) positive clamper with negative bias
- 3) positive negative clamper with positive bias
- 4) negative clamper with negative bias.

* positive clamper with positive bias



V_1 Biased voltage is series with diode D_1 then
 the circuit is biased clamper.

In these circuit D_1 is diode, V_1 is voltage (Biasing)
 C is Capacitor, R_L is load resistance.

* During positive half cycle of an input AC

PRINCIPALS
 SIDDHARTH
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Rangareddy District-500086.

The first part of the document discusses the importance of maintaining accurate records of all transactions. It emphasizes that proper record-keeping is essential for the financial health and transparency of the organization.


Date	Description	Amount
2023-10-01	Initial deposit	1000.00
2023-10-05	Withdrawal for office supplies	50.00
2023-10-10	Transfer to savings account	200.00
2023-10-15	Deposit from client	300.00
2023-10-20	Withdrawal for rent	150.00
2023-10-25	Deposit from client	250.00
2023-10-30	Withdrawal for utilities	75.00
2023-11-01	Final balance	1100.00

This document is a confidential record of financial transactions. It is intended for internal use only and should be kept secure.

It acts as an short circuit. Capacitor is charged.

* During negative half cycle of an input AC signal. Diode is Reverse biased. Then the circuit acts as open circuit. Capacitor is discharged.

Output wave form:




2) Operation of high pass RC circuit for square wave input signal.

* High pass RC circuit.

High pass RC circuit, which allows the high frequency signal. It attenuates the low frequency signal is called high pass RC circuit.


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Bazar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.



High pass RC Circuit.

Square wave input signal:

Square wave is a combination of both positive and negative step signals



v_i' is the level of time T_1

Another v_i'' is the level of time T_2 . There

is added to combined the time T_1 and T_2

T is called time period

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

Handwritten signature


ADDITIONAL SHEET

These square wave input signal is applied to the high pass RC circuit.

* The response of high pass RC circuit depends upon the time constant, RC components.

(i) $RC \ll T$

Output response of high pass RC circuit



At $t=0$ then the frequency increase value rises to the peak of the signal.

At $t=\infty$ then the frequency decrease the output value suddenly changes to the down the signal.


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Banga Reddy District-501 506.

[Handwritten signature]

PRINCIPAL
SIDHANTHA
Institute of Engineering & Technology
Vijaya Nagar, Bangalore
Karnataka - 560022

(ii) $R_C \gg T$

Output response of high pass RC circuit



At $t=0$ the frequency increase the o/p it varies to peak of signal


At $t=\infty$ the frequency decrease the o/p values fall down the signal.

1) Pulse input (pulse input is given to the low pass RC circuit)

Mathematical representation


$$V_i(t) = 0 \quad \text{for } t < 0 \text{ and } t > t_p$$

$$= V \quad \text{for } 0 < t \leq t_p$$



low pass RC circuit

It allows low frequency signal. It attenuates high frequency components.




INSTITUTIONAL
SIDDHARTHA
Institute of Education and Research
Vijaya Nagar, Bangalore
Bangalore, Karnataka - 560022

ADDITIONAL SHEET

Reddy

output curve forms



Ideal pulse signal is +ve and -ve values

$$v_i(t) = v(-e^{-t/RC})$$

$$v_o(t) = v(1 - e^{-t/RC})$$

$$t_2 = t - t_p$$

$$v_o(t) = v(1 - e^{-(t-t_p)/RC})$$

At $t=0$ frequency increase the capacitor is low
 At $t=\infty$ frequency decrease the capacitor is high
 the output will be rise and suddenly fall
 to the down.

step input signal:

Mathematical representation

$$v(t) = v \quad t < 0 \text{ or } t > 0$$

$$= 0 \quad \text{Else where}$$


Reddy
PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinoba Nagar (V), Ibrahimpatnam (M),
 Ranga-Reddy District-501 506.



step input signal is given to the low pass RC circuit
 the output response is depends on time constant

Handwritten signature
Institute of Engineering & Technology
Lumbini University, Biratnagar-71
Kathmandu, Nepal
SIDDHARTHA
BIRATNAGAR

output response.



At $t \geq 0$

$$iR + \frac{1}{C} \int i dt = v_i$$

differentiate

$$\frac{di}{dt} R + \frac{1}{C} i = v$$

divide with R

$$\frac{di}{dt} + \frac{1}{RC} i = \frac{v}{R}$$

$$\frac{di}{dt} + \frac{1}{RC} i = \frac{v}{R}$$

$$i = k_1 e^{-t/RC}$$

At $t=0$

$$i = \frac{v}{R}$$

$$i = k_1 e^{0/RC}$$

$$\frac{v}{R} = k_1 \Rightarrow i = \frac{v}{R} e^{-t/RC}$$

By the output voltag $v_o = v - iR \Rightarrow v_o = v - \frac{v}{R} e^{-t/RC} \cdot R$
 $= v(1 - e^{-t/RC})$

$$v_o = v(1 - e^{-t/RC})$$

DR. S. SIDDHARTHA
Principal
Institute of Engineering & Technology,
Jinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.


Handwritten signature
A. H. R. A. J. J. J.
Zakajest & son...
The...
and the... shall...
The... shall... shall...

* Switching Characteristics of Devices. *

3.1 Diode as a switch

The diode acts as a switch, when it gets ON for forward biasing and OFF for reverse biasing


a diode as a closed switch



when the diode is forward biased, i.e. the potential at anode A is greater than cathode K. The switch gets closed. The voltage and resistance between anode and cathode becomes ideally zero.

the forward resistance R_F of diode is typically of a few Ohms

the diode as an open switch



when the diode is reverse biased i.e. the potential at

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Brahmapatnam(M),
 Ranga Reddy District-501 506.

Anode A is Cathode K, the switch gets open. Ideally, the current is zero and resistance is infinite. The reverse resistance R_r of diode is typically of few mega ohms.

3.2 Piecewise Linear Diode Characteristics

When a diode is forward biased by applying a positive voltage ' v_D ' across it. The diode will not conduct until the applied voltage ' v_D ' is greater than the potential barrier voltage ' v_0 ' at the junction. While conducting the current I_f flowing through the diode causes a voltage drop due to its forward resistance ' r_f '. Thus the forward voltage ' v_D ' applied across the diode has to overcome.

a) potential barrier voltage v_0 .

b) voltage drop $I_f r_f$


$$v_D = v_0 + I_f r_f$$

Hence equivalent of a diode is an ideal diode in

series with a battery v_0 and internal resistance r_f


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinohra Nagar (V), Ibrahimpatnam (M),
 Kanna Reddy District-501 506.


as shown in figure



fig(a). Equivalent Circuit of piece wise linear model.

The $v-i$ characteristics of the Equivalent circuit in figure (a) is as shown in figure (b). Since the characteristics are linear piece wise it is called Piece wise linear model.

Further, the $v-i$ characteristics in figure (b) are approximately equivalent to the original $v-i$ characteristics of PN diode. Hence the model is also known as approximate Equivalent-Circuit model.



fig(b). $v-i$ characteristics of piece wise linear model.

when a diode is reverse biased by applying a negative voltage is across it. The diode will not conduct until the

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.


applied voltage v_D is less than the potential barrier voltage v_0 at the junction. While conducting the current I_D flowing through the diode causes a voltage drop due to its reverse resistance r_r . Thus the reverse voltage v_D applied across the diode has to overcome.

a) potential barrier voltage v_0

b) voltage drop, $I_D r_r$

$$v_D = v_0 + I_D r_r$$

Hence Equivalent circuit of a diode is an ideal diode is in series with a battery v_0 and internal resistance r_r as shown in fig (a)



fig(a). Equivalent circuit for piecewise linear model.


The v - i characteristics of a Equivalent circuit in fig(a) as shown in fig (b). Since the characteristics are linear

piecewise, it is called piecewise linear model.

The v - i characteristics in fig(b). are approximately equivalent to the original v - i characteristics of PN diode.

PRINCIPAL
SUDHARTHA
Institute of Engineering & Technology
Jyothi Nagar(V), BSR, Jyothi
Reddy District-501 506.

Hence, the model is also known as approximate equivalent circuit model.



fig(b) v-i characteristics of piecewise linear model.

3.3 Diode switching times.

The accumulation of charge in forward bias and depletion of charge in reverse bias do not allow the semiconductor diode to make abrupt ON-to-OFF.

and OFF-to-ON transitions. As these transitions involve transitions, the diode cannot respond immediately to sudden changes occurring in the externally applied voltage.

Forward recovery time.



It is defined as the time required for the current flowing through a reverse biased diode to reverse and attain a steady value, when a forward bias


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Bangalore District-501 506.

is applied to it suddenly.


Reverse recovery time.

It is defined as the time required for the current flowing through a forward biased diode to reverse and attain a steady value. when a reverse bias is applied to it suddenly.




(a) The diode circuit with R_L

(b) The negative v_p waveform.




(c) The Excess Carrier Concentration at the P-n junction



(d) Diode Current waveform

PRINCIPAL
SIDDHARTH
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Rangareddy District-501 506.



(e) diode voltage waveform.

The storage and transition times of a diode

Consider the circuit as shown in fig (a), containing a diode with a load resistance R_L . Let us assume that this diode is initially ON, that is, in the steady state forward bias condition. The input signal that is applied to this circuit is shown in fig (b). The input voltage V_F almost appear across the load resistance R_L .

Then the diode current $i = I_F = V_F/R_L$. To take the diode into OFF state. This input voltage to the circuit V_F is abruptly reversed from V_F to $-V_R$. At the time of this reversal in the diode state, current does not become zero. Instead, the diode current reverses and remains at $I_R = -V_R/R_L$ for a duration known as the storage time. /or.

3.3.1 Storage time

when reverse bias is applied suddenly to diode operating in forward bias condition. A certain time is required for the stored minority carriers on either side of the junction to move into other side and become majority carriers. The time required for this process is known as storage time.

3.3.2 Transition time.

The time interval in which the reverse current decreases exponentially and becomes equal to I_s (Reverse saturation current), when a forward biased diode is reverse biased suddenly, is known as transition time t_t .

The reverse recovery recovery time t_{rr} is the sum of the storage time and the transition time. The variation of the input voltage during reverse recovery is shown along with the diode current in fig (d).

In fig (e) we can see the variation of stored minority charge concentration and diode voltage.


3.4 Transistor as a Switch

The transistor acts as a switch when it is placed in series with the load and supply voltage. The external signal drives the transistor between cut-off and saturation and it produces the desired waveforms.

One of the main applications of transistors are solid state switches. Generally solid state switches are used to control high power devices like motor, solenoids, and digital circuits.

For switching application transistor must be operated in saturation and cut-off regions. For brief explanation of transistor switch consider the common emitter configuration as shown in fig (1).


The CE amplifier circuit consists of R_B , R_C and it gives the output with 180° out of phase.



Siddhartha
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

fig(1) Transistor CE Configuration

When the input applied to the CE Configuration is high, the base current I_B flows through circuit and it is as shown in fig(2)



fig(2). Transistor in saturation region (closed switch)

Apply KVL at the output side then,

$$V_{CC} = I_C R_C + V_{CE}$$

and I_B is very large when compared with I_C

Then



$$I_C = \beta I_B$$

$$\Rightarrow I_B \gg \frac{I_C}{\beta}$$

Hence the transistor acts as a closed switch

Saturation region

when input applied to the circuit is low, it means that there is no base current and circuit diagram is as shown in fig (3)



fig(3) Transistor in cut off region (open switch)

Apply Kvl at the output side

$$\Rightarrow V_{CC} = I_C R_C + V_{CE}$$

But $I_B = 0 \Rightarrow I_C = \beta I_B$

$$\Rightarrow I_C = 0$$

Therefore $V_{CC} = 0 + V_{CE}$

$$\therefore V_{CC} = V_{CE}$$

Hence, in cut-off region the

open switch

[Signature]
PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (M), Ibrahimpetnam (M),
 Rang Reddy District-501 506.

Transistor as a switch can be used for connecting and disconnecting loads, switching light bulb, DC motors, LED or relay coil.

for example to connect and disconnect the load resistor R_L from the source and observe the changes in output when a rectangular pulse is applied to the base of a transistor switch.

3.4 Breakdown voltages of a transistor

The reverse bias voltage beyond which the transistor may not function properly (it gets damaged) is known as breakdown voltage and the phenomena on is known as breakdown.

Breakdown in transistor is characterised by the application of a reverse bias voltage, across two of the three terminals with the third terminal left open-circuited.


* These breakdowns are of two types

- 1) Avalanche multiplication / avalanche breakdown
- 2) Reach-through or punch-through.

Principal
Sudhakar Dhartha
Institute of Engineering & Technology
Vidyanagar, Ibrahimpatnam (M)
Ranga Reddy District-501506.

This breakdown voltage is a characteristic of the transistor alone. Breakdown occurs because of avalanche multiplication of the current I_{C0} that crosses the collector junction. As a result of this multiplication, the current is multiplied by a large factor M , we neglect leakage current, which does not flow through the junction and therefore is not subject to avalanche multiplication. At a high enough voltage, namely BV_{CEO} , the multiplication factor M becomes almost infinite. At this point the transistor attains breakdown. Hence the current rises abruptly and large changes in current accompany small changes in applied voltage. The avalanche multiplication factor M depends on the voltage V_{CB} b/w collector & base.

→ Common-Emitter transistor switch.



$$I_B = \frac{I_C}{h_{FE}}$$

(in active region)

$$I_B > \frac{I_C}{h_{FE}}$$

(in saturation)

Operating point in cut-off and saturation region.


Load line Equation.

$$V_{CE} = V_{CC} - I_C R_C$$

The point of intersection of this load line with the device characteristics is known as a operating point.

Transistor in Saturation.

Saturation is the on mode of a transistor. A transistor in saturation mode acts like a short circuit between collector and emitter.



In saturation mode both of the 'diodes' in the transistor are forward biased. That means V_{BE} must be greater

than 0. and so that must be V_{BC} . In other words.

V_B must be higher than both V_E and V_C

$$V_B > V_C$$

$$V_B > V_E$$

Because the junction from base to emitter looks just like a diode in reality. V_{BE} must be greater

threshold voltage to enter saturation.

The resistance r (also designated as R_f and called the forward resistance). takes on added physical significance even for the large signal model. where as static resistance $R = V/I$ is not constant and is not useful.

* Diode switching times.

The accumulation of charge in forward bias and depletion of charge in reverse bias do not allow the semiconductor diode to make abrupt ON-to-OFF and OFF-to-ON transitions.


Forward recovery time

The forward recovery time does not pose any limitation on switching speed of the diode in practice.

The forward recovery time denoted by t_{fr} of a semiconductor diode is negligible.

Reverse recovery time.

The reverse recovery time denoted by t_{rr} time limits the switching speed of the diode.




* Piecewise Linear Diode Characteristics.


A large-signal approximation which often leads to a sufficiently accurate engineering solution is the piecewise linear representation. This piecewise linear model replaces the diode by an open circuit (infinite back resistance).


if $v < 0$ and a constant forward resistance of $60/0.12 = 500 \Omega$ for $v > 0$. In this case, where the characteristic is a straight line passing through the origin, the dynamic resistance dv/di equals the static resistance v/i and the break-point or cut-in voltage v_f is zero.

The piecewise linear approximation for a semiconductor for a semiconductor characteristic is indicated in fig. The break point is not at the origin and hence v_f is also called the offset or threshold voltage. The diode behaves like an open circuit if $v < v_f$ and has a constant incremental resistance $r = dv/di$

if $v > v_f$.





PRINCIPAL *Dr.*
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpanam (M),
Ranga Reddy District-501 506.



The piecewise linear characterization of a diode, a semiconductor.

3.6 Transistor in saturation

A transistor is said to be in saturation when the emitter and collector diodes are forward biased. Consider the output characteristics of an n-p-n transistor in CE mode as shown in figure 1.



Typical characteristics of an n-p-n transistor in CE mode.

Since I_B is inversely proportional to I_C , at a point the saturation is reached where the collector current does not increase further irrespective of increasing base current.

I_B is also inversely related to $V_{CE(sat)}$.

Hence, $V_{CE(sat)}$ and I_C depends on I_B .

Following figure (2) illustrates


variation of $V_{BE(sat)}$ as a function of I_C/I_B .

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Rangareddy District-501 506.

3.7 Switching Times in a transistor (or) Transistor Switching Times.

The transistor is operated in saturation by forward biasing both emitter junction and collector-junction. In this case the electron concentrations within the p-type base region at the emitter junction $x=0$ as well as the collector junction $x=w$ are determined by the forward bias voltage $+0.7V$.

The operating speed of the transistor switch obviously depends on how fast the excess electron concentrations fig (a) across the base region can change. When the transistor is OFF (cut-off) the p-type base region contains negligible electron concentration across it. On the other hand, the base region is fully saturated with electrons when the transistor is ON saturation.





Siddhartha
 PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(VI),
 Ranga Reddy District-501 506.

Handwritten notes and stamps:
 Institute of Engineering & Technology
 Vinobha Nagar(V), Ibrahimpatnam(VI)
 Ranga Reddy District-501 506


Let us consider that the pulse input voltage $V_i(t)$ is applied across the emitter-junction through the resistor R_s .

There are two levels $-V_1$ and $+V_2$ in the input voltage waveform. The transistor has to change state when input makes positive and negative transitions between these two levels.




b) The input voltage pulse

a) The pulse input voltage applied to I_E through R_s



c) The collector current



d) The base

Transistor switching times

Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

one at $t=0$ from $-v_1$ to $+v_2$ and the other at $t=T$ from $+v_2$ to $-v_1$.

A plot of the collector current i_c with reference to the input $v_i(t)$ is indicated fig(b). The delay time t_d , rise time t_r , storage time t_s .

and the fall time t_f are graphically represented in the collector current waveform as shown fig (c)

3.8 Definitions of Transistor Switching Times

3.8.1 Delay time:

The delay time t_d is the time required for the collector current to change from zero (cut-off) to 10 percent of the maximum current, approximately equal to $I_{cs} \approx V_{cc}/R_c$ possible in saturation

3.8.2 Rise time.

The time required for the collector current to rise from 10 to 90 percent of its saturation value I_{cs} is defined as the rise time t_r . It is during the rise time the minority charge diffuses into the base from both emitter and collector

Turn ON time.

The sum of the delay time and the rise time is defined as the turn-on time, t_{on} .

$$t_{on} = t_d + t_r$$

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vidhana Nagar(V), Ibrahimpatnam(M),
Kangal Road, Dist: 501 506.

3.8.3 Storage time

The interval during which the base is depleted of excess minority charge is defined as the storage time, t_s .

Graphically storage time is the interval during which the collector current drops from full to 90 percent of the saturation current.

3.8.4 Fall time

The time required for the collector to drop from 90 to 10 percent of the saturation current is defined as the fall time, t_f .

3.8.5 Turn OFF time

The sum of the storage time and the fall time is defined as the turn-off time t_{OFF}

$$t_{OFF} = t_s + t_f.$$



3.9 Silicon - Controlled Switch Circuits.

Silicon-controlled switch circuits are the four-layer diodes, in which p, n, p, and n-type layers are placed alternately as shown in figure 1(a). Sequence can be either

'pnpn' or 'npnp'. These circuits are also known

'pnpn' and 'npnp' diodes or transistors.

Here anode current is used to turn-ON and turn-OFF the device.



a) Basic construction.

b) Graphic symbol

Silicon-Controlled Switch Circuits


Equivalent silicon-controlled transistor switch circuit is shown below in figure (2). From the circuit, if the negative pulse is applied at the anode gate, transistor 'Q₁' gets forward-biased and will turn-ON.

During ON-state transistor 'Q₁' gives large current I_{c1} which turns-ON the transistor 'Q₂' and this action

repeats and in order to turn OFF the SCS, a positive pulse is applied at the gate.


PRINCIPAL
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Generally the collector current I_C is larger than the cathode current, which is required to turn-on the transistor Q_2 .



Equivalent transistor circuit of Silicon-Controlled Switch (SCS).

Characteristics of SCS.



volt-ampere characteristics of a three-terminal SCS illustrating that forward breakover voltage is a function of the cathode-gate current.

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (44),
 Ranga Reddy District-501 506.

Multivibrators

①

→ Multivibrators are basically regenerative circuits comprising of two cross-coupled active devices like bipolar junction transistors. The Output states of a multivibrator depend upon the nature of coupling between the active elements involved.

→ Based upon their Output states, multivibrators are classified into three types.

① Bistable multivibrators


② Monostable multivibrators and

③ Astable multivibrators.

1. Analysis and Design of Bistable Multivibrators:-

→ A bistable multivibrators has two stable Output states. It can remain indefinitely in any one of the two stable states and it can be induced to make an abrupt transition to the other stable state by means of suitable external excitation. It would remain indefinitely in this stable state, until it is again induced to switch into the original state by external triggering.

* Principle of operation of bistable multivibrator:-




→ let us assume Q_1 and Q_2 to be n-p-n transistors.

They are coupled to each other i.e; the collector current of Q_1 supplies the base-drive for Q_2 ; and the collector current of Q_2 provides the base-drive for Q_1 .

→ When I_1 increases slightly, the voltage drop across the collector resistance R_{c1} increases. Since V_{cc} is fixed, the voltage of point C decreases. This has the effect of decreasing the base current of Q_2 .

This in turn, decreases the collector current of Q_2 viz I_2 . If I_2 decreases, the voltage across $I_2 R_{c2}$ decreases. Hence the voltage of point 'D' increases. [$\because V_D = V_{cc} - I_2 R_{c2}$].



→ Due to increase of V_D the base current of Q_1 increases. This increases the collector current of Q_1 viz I_1 . Thus I_1 further increases. $I_1 R_{C1}$ drop further increases, V_C further decreases, the base current of Q_2 further decreases, with the result that I_2 further decreases.

→ Thus it can easily be seen that if the collector current I_1 increases even marginally, I_2 would go on progressively decreasing and as a result, I_1 would progressively increase. Eventually I_2 would become practically zero. At the same time transistor Q_1 would conduct heavily with the result that it would be driven into saturation. Thus Q_2 becomes 'OFF' and Q_1 becomes 'ON'.

→ It can similarly be shown that I_2 increases even marginally. Similar sequence of operations would result and ultimately Q_2 would be ON, and Q_1 OFF.

→ Thus, when Q_1 is ON, Q_2 is OFF and when Q_1 is OFF, Q_2 is ON. It may be noted that both transistors are not ON or OFF simultaneously.


→ Thus there are two stable states which remain indefinitely.

2. Monostable Multivibrators:-

→ A monostable multivibrator has only one stable state, the other state being quasi-stable. Normally the multivibrator is in the stable state, and when an external triggering pulse is applied, it switches from the stable to the quasi-stable state. It remains in the quasi-stable state for a short duration, but automatically reverts i.e., switches back to its original stable state, without any triggering pulse.

2.3 Principle of operation:-

→ A collector-coupled monostable multivibrator of the two transistors Q_1 and Q_2 . Q_1 is normally OFF and Q_2 is normally ON. Resistors R_1 and R_2 are connected to normally OFF transistor, and the capacitor C is connected to the normally ON transistor.




SIDDHARTHA
 Institute of Engineering & Technology
 Vinobha Nagar(V), Ibrahimpatnam(24),
 Ranga Reddy District-501 506.

SIDDHARTHA
 Institute of Engineering & Technology
 Vinobha Nagar(V), Ibrahimpatnam(24),
 Ranga Reddy District-501 506.

→ It is seen from the circuit of the monostable multi that, under normal conditions, the supply voltage V_{cc} provides enough base drive to the transistor Q_2 through resistance R_1 , with the result that Q_2 goes into saturation. With Q_2 ON, Q_1 goes OFF, as already studied in the context of binary operation.

→ with Q_2 ON and Q_1 OFF, the capacitor finds a charging path as shown in fig.



→ The voltage across the capacitor is V_{cc} with polarity as shown [Positive on the left, negative on the right].


→ It is obvious that in the stable state of the multi, Q_2 is ON and Q_1 is OFF.

→ If a negative triggering pulse is applied to the collector of Q_1 , it is transmitted to the base of Q_2 through the capacitor, and hence makes the base of Q_2 negative.

Immediately Q_2 goes OFF, Q_1 becomes ON.

Principal
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar, Ibrahimpattanam (M),
Ranga Reddy District-501506.

→ with Q_1 ON and Q_2 OFF, the capacitor C finds a discharging path as shown below fig.



→ As the capacitor discharges, it is seen that the potential of point B becomes less and less negative, and after a time, we have $V_B = V_Y$; the cut in voltage of Q_2 .

→ As soon as V_B crosses the level of V_Y , Q_2 starts conducting and gets saturated. when Q_2 becomes ON, Q_1 becomes OFF. Thus the original stable state of the multi is restored.

[In quasi-stable state : Q_1 is ON and Q_2 is OFF]



The interval during which the quasi-stable state of the multi persists i.e, Q_2 remains OFF is depends upon the rate at which the capacitor

This duration of the quasi-stable state is termed as delay time or pulse width or gate time.

Principal
SIDDHARTH
 Institute of Engineering & Technology
 Gubba Nagar (V), Ibrahimpatnam (M),
 Rangareddy District-501 506.

It is denoted as T.

→ The wave forms of the voltages at points B (Base of Q_2) and c (Collector of Q_1) are as shown.




1.3 Astable Multivibrators :-

→ An astable multivibrator has two quasi-stable states, and it keeps on switching between these two states, by itself. No external triggering signal is needed. The astable multi cannot remain indefinitely in any of these two states.


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Rang Reddy District-501 506.

Principle of operation:-




→ Let it be assumed that the multivibrator is already in action and is oscillating i.e, switching between the two states. Let it be further assumed that at the instant considered, Q_2 is ON and Q_1 is OFF.

(i) Since Q_2 is ON, capacitor C_2 charges through resistor R_{C1} , as shown



PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

(ii) Capacitor C_1 discharges through resistor R_1 , as shown





→ The voltage across C_1 when it is about to start discharging is V_{cc} with polarity.

→ As capacitor C_1 discharges more and more, the potential of point A becomes more and more positive and eventually V_A becomes equal to V_f , the cut in voltage of Q_1 . For $V_A > V_f$, transistor Q_1 starts conducting. When Q_1 is ON, Q_2 becomes OFF.

→ Similar operations repeat when Q_1 becomes ON and Q_2 becomes OFF.

→ Thus with Q_1 ON and Q_2 OFF, capacitor C_1 charges through resistor R_1 and capacitor C_2 discharges through resistor R_2 . The charging and discharging paths are as shown in below




SIDDHARTHA
 Institute of Engineering & Technology,
 Vidyadhar Nagar (V), Madampatnam (M),
 Rangareddy District-501 506.

→ As capacitor C_2 discharges more and more, it is seen that the potential of point B become less and less negative (or more E_e more positive), and eventually V_B becomes equal to V_Y , the cut-in voltage of Q_2 . When $V_B > V_Y$, transistor Q_2 starts conducting. When Q_2 becomes ON, Q_1 becomes OFF.

→ It is thus seen that the circuit keeps on switching continuously between the two quasi-stable states and once in operation, no triggering is needed.

→ The input E_e Output waveforms are shown.




PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Nellore District-504 006.

4.4 Schmitt Trigger :-

→ Schmitt trigger is a special type of bistable multivibrator which is different from the basic binary circuit in that the resistive coupling between the Output of Q_2 and the Q_1 of the basic circuit is missing, although the collector of Q_1 and the base of Q_2 are coupled in usual manner.

4.1 Principle of operation :-



→ Let the input to the transistor Q_1 be a sinusoidal voltage: $V_i = V_m \sin \omega t$

→ When $V_i = 0$, Q_1 is OFF. However Q_2 gets adequate base drive from the supply voltage V_{cc} and

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

hence it conducts, but it would be conducting in the active region.

→ Due to the flow of current i_{E2} through R_E , there is a voltage drop $i_{E2} R_E$.

Assuming $i_{E2} = i_{C2}$, we have $V_E = i_{C2} R_E$.

From the ckt, it is evident that for Q_1 to conduct, V_i should rise to the voltage $(V_E + V_T)$, where V_T is the cut in voltage of Q_1 .

→ As Q_1 conducts, the potential of its collector terminal C progressively decreases (due to increasing $i_{C1} R_C$ drop), and because of feedback, the potential of point B progressively diminishes, with the result that Q_2 becomes OFF. This value of the input voltage V_i which makes Q_1 conduct is termed as upper trigger point or (UTP)

Upper trip point (V_i)

$$\therefore V_i = V_{E2} + V_T \text{ or } \boxed{V_i = i_{C2} R_E + V_T}$$

→ Now Q_2 is OFF and Q_1 is ON, for $V_i > \text{UTP}$.

→ If the original state viz Q_2 ON and Q_1 OFF is restored, it is essential that V_i decreases.

→ As V_i decreases, i_{C1} decreases, volt drop $i_{C1} R_C$ decreases and hence potential of point B increases and hence that to B would increase.

and eventually when V_B becomes equal to $V_A = V_{BE(Act)} + V_E$; Q_2 starts conducting, and Q_1 goes OFF.


This value of the input voltage which makes Q_2 conduct again is termed as lower trigger point (LTP) (V_2)

$$\therefore V_2 = V_{BE(Act)} + V_E \text{ or } \boxed{V_2 = V_{BE(Act)} + I_{C1} R_E}$$

$$\therefore V_E = I_{C1} R_E \approx I_{C1} R_E .$$

→
$$\boxed{\begin{aligned} \text{UTP} &= V_1 + V_Y + I_{C2} R_E; \text{ and} \\ \text{LTP} &= V_2 = V_{BE(Act)} + I_{C1} R_E \end{aligned}}$$


→ UTP, LTP are values of the input voltage V_i .



→ It is observed that the Output is an unsymmetrical square wave. Thus the Schmitt trigger readily converts sinusoidal wave to square wave. Hence, it termed as

Sine to square converter or squaring circuit. The

Output of a schmitt trigger is a square wave, whatever the wave form of input signal.



The following values may be assumed for n-p-n silicon and germanium transistors.

(i) Silicon transistor.

$$V_f = 0.5V$$

$$V_{BE(ack)} = 0.6V$$

$$V_{BE(sat)} = 0.7V$$

(ii) Germanium transistor.

$$V_f = 0.1V$$

$$V_{BE(ack)} = 0.2V$$

$$V_{BE(sat)} = 0.3V.$$

→ for p-n-p transistors, all values are negative.

* 4.2 TIME BASE GENERATORS *

2. General features of a Time base signal:-

→ A time-base generator is an electronic circuit

which generates an output voltage or current that

varies linearly with time. Ideally,

of the Output should be a ramp

application. Such a ramp wave is in a

cathode ray oscilloscope, for deflecting the electron


SIDDHARTH
Institute of Engineering & Technology
Vidyanagar, Ibrahimpet (M),
Bangalore Ready District-501 506

beam horizontally across the screen. Since the applied voltage makes the electron beam sweep across the screen, it is termed as sweep voltage, and the circuit generating the sweep voltage is termed as sweep generator. In practice, there are both kinds of sweep generators: voltage sweep generators and current sweep generators.

Time base generators find use not only in CRO's, but in many other application areas also, like radar, television, time modulation, precise time measurements etc.

2. General wave form of time-base (or sweep) voltage:-

→ A sweep voltage which, ideally, varies linearly with time has the general wave form.



T_s --- Sweep time
 T_r --- Return time.


→ From the figure, it is evident that starting from an initial value, V_1 rises linearly to a peak value V_2 , and falls to the initial value V_1 over a shoot period of time. The time taken by the wave to reach the maximum value, starting from the initial value, is termed as sweep time, and the

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.


time during which it returns to the initial value is termed as return time or restoration time or fly-back time. Sweep time is denoted as T_s and return time is denoted as T_r .

The return time T_r and the wave shape during the return time (normally do not matter. But in some special applications, the restoration time T_r should be quite small in comparison with the sweep time T_s . If the voltage returns to the initial value instantaneously, the wave form would be shown in fig. It is termed as

Saw-tooth wave.



Saw tooth wave.



Triangular wave

Methods of Generating time-base waveforms:-

→ There are many practical methods by which sweep voltages, which are practically linear, can be generated. The most important of these are as follows.

PRINCIPAL
 SHODHARTHA
 Institute of Engineering & Technology
 Vinodh Nagar, Ibrahimpatnam (M.S.)
 Raichur Road, Dist. Chikmagalur, Karnataka-576106

① Exponential charging:-

→ In this method, a capacitor is charged through a resistor to a voltage which is quite small as compared to the charging voltage.

② Constant current charging:-

→ In this method, a capacitor is charged from a constant current source. As will be seen later, the voltage across the capacitor is a ramp voltage.

③ Miller circuit:-

$$V_c = V(1 - e^{-t/RC})$$

→ In this, a step voltage is converted into a ramp, using an integrating circuit like the miller integrator.

④ Boot Strap circuit:-

→ In this method, a constant current is passed through a capacitor and the voltage across the capacitor is a ramp. Constant current is obtained by maintaining a constant voltage across a fixed resistor in series with the capacitor.

⑤ Compensating Networks:-



→ To improve the linearity of the sweep voltage, several compensating circuits are introduced.



PRINCIPAL
SIDDHARTHA

Institute of Engineering & Technology,
Vindalva Namam (V), Warangal (M),
Ranga Reddy District-501 506.

Exponential Sweep circuit:-



→ S is a switch which can open or close. Let it be assumed that S opens at $t=0$. An exponential output is given as

$$V_s = V(1 - e^{-t/RC})$$

→ When the sweep amplitude has attained the value V_s , let it be assumed that switch S closes. The wave form of the sweep voltage generated is shown by the thick line.

Let $V_s = V$ at $t = T_s$. The sweep error of the above wave is $e_s = \frac{V_s}{V}$.

→ It is evident that as the ratio $\left[\frac{V_s}{V}\right]$ decreases, hence the linearity of the wave improves.

→ It has also been studied earlier, $T_s \ll RC$.

$$e_s = \frac{T_s}{RC}$$

Putting $RC = \tau$, the time constant of the circuit we have

Slope $e_s = \frac{T_s}{\tau}$

→ For linearity of a wave form, e_s should be as small as practicable. Hence τ must be quite large in comparison with T_s .

Principal
SIDDHARTHA
Institute of Engineering & Technology
Vijaybhaya Nagar, Rangareddy District-501 506

We have also proved that for the exponential wave in question, transmission error $e_t = \frac{T_s}{2RC}$.

$$\text{(or) } e_t = \frac{1}{2} \cdot \frac{T_s}{\tau}, \text{ and}$$

$$\text{displacement error } e_d = \frac{T_s}{8RC} \text{ or } e_d = \frac{1}{8} \cdot \frac{T_s}{\tau}.$$

Note:- Let a capacitor C be charged with constant current I .

$$\text{The voltage across, } C = \frac{Q}{C} = \frac{It}{C}.$$




$$\therefore \text{Rate of change of voltage with time} = \frac{(It/C)}{t}$$

$$\text{Hence, Sweep speed} = \frac{I}{C}.$$

23 Boot Strap Sweep Generator:-

→ The basic principle involved in generating a ramp voltage is as

voltage is as



$$\rightarrow \text{we have } V_s = \frac{1}{C} \int i dt.$$

→ capacitor acts as short-circuit


as open circuit when steady

$$V_s = \left[\frac{I}{C} \right] t.$$

$$\text{Let } \frac{I}{C} = \alpha \quad \therefore \boxed{V_s = \alpha t} \rightarrow \text{Ramp voltage.}$$

Siddhartha
PRINCIPAL
SIDDHARTHA, and
 Institute of Engineering & Technology,
 Vidyanagar (V), Ibrahimpatnam (M),
 Rangareddy District-501 506.


→ The capacitor current can be maintained constant by incorporating an auxiliary voltage source such that the source voltage is always equal to the capacitor voltage but acts in opposition to it.



If $V = V_c$ in magnitude but opposite in direction, so the net voltage across $PQ = 0$
 \therefore current $I = \frac{V}{R}$

→ Since both V and R are of fixed magnitude current I is constant. This constant current I flowing through capacitor develops a ramp voltage across it.

4.2.3 Transistor Bootstrap Time Base Generator
 2.3.1 Bootstrap Sweep circuit :-



PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Rangareddy District-501 506.

Switch ← | → Emitter follower.

- The bootstrap sweep circuit use the principle of Bootstrap Sweep Generator & Generates a ramp voltage.
- The transistor Q_1 acts as ON-OFF switch, and the transistor Q_2 is an emitter-follower.
- The input V_i is a pulse voltage, or rectangular wave.
- When the input signal V_i is positive, transistor Q_1 becomes ON i.e, goes into Saturation.
- ∴ potential of 'A' point ; $V_A = V_{CE(Sat)}$.
- Q_2 is coupled to collector of Q_1 . Hence point B becomes negative w.r.t V_{CC} , Diode D readily conducts. ∴ $V_B \approx V_{CC}$
- When the input V_i goes negative, Q_1 becomes OFF. The potential of 'A' rises. This voltage increase at A is transmitted to B through Q_2 & capacitor C_B . The result is potential of B also rises by same amount.
- This is principle of bootstrap. Thus V_B rises from V_{CC} to $(V_{CC} + V_A)$.
- we have $I = \frac{V_B - V_A}{R_{C1}} = \frac{V_{CC}}{R_{C1}}$ [∵ $V_B = V_{CC} + V_A$].
- Since both V_{CC} & R_{C1} are fixed, I is constant. Hence current I is constant in magnitude.
- Since Q_1 is cut off collector current is zero $I = I_1$
But $I_1 = I_2 + I_3$. Since Q_2 is an emitter follower,

its input impedance is very very high $i_3 = 3\mu 0$.

$i_1 = i_2 = I$


→ As this current flows through 'Cs' a ramp voltage is developed.

→ for an emitter follower, voltage gain is almost unity.

Therefore the output voltage is also ramp voltage.

→ ∴ Thus the bootstrap circuit generates a ramp

voltage.



t_p = pulse width

T_s = Sweep time

$T_r = \text{Return time} = \frac{T_s}{10}$

$R C_1 = C_s = T_s$

$f = 2.4 T_r$ range for Miller Time Base Generator

* Miller Sweep circuit :

→ Miller Sweep circuit generates a ramp voltage

using basic principle of Bootstrap Sweep Generator.


Here, in Miller Sweep circuit generates a

negative ramp. And also makes use of

high gain amplifiers and it

negative feed back.


PIR: USEAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar, Ibrahimpatnam (M),
 Ranga Reddy District, 501 506.



Switch \leftarrow $|$ \rightarrow High Gain amplifier.

- \rightarrow Transistor Q_1 acts as ON-OFF switch, and Q_2 is a high gain amplifier.
- \rightarrow The input V_i is a pulse or rectangular voltage.
- \rightarrow When the input V_i is positive, Q_1 is ON in saturation.
 V_A becomes zero. $\therefore V_A = V_{CE}(\text{sat}) = 0$.
- \rightarrow Transistor Q_2 remains OFF, (\because it cannot get the necessary base drive) $\therefore V_{CS} = V_{CC}$.
- \rightarrow When the input V_i goes negative, Q_1 cannot conduct. with Q_1 OFF 'A' tends to rise to V_{CC} .
- \rightarrow But, due to 'CS' present in the circuit, ' V_A ' cannot rise to V_{CC} instantaneously.
- \rightarrow With Q_1 OFF and A goes up, Q_2 becomes ON. The potential of B tends to decrease to zero, but due to C_S ; V_B gradually increases and V_A gradually decreases.

→ The voltage across the capacitor falls. The Result is that C_s discharges linearly. Thus the voltage V_s across the capacitor C_s is a decreasing. i.e, Negative going Ramp.



$T_s \leq t_p$
 $T_s = R_{c1} C_s$
 $T_r = R_{c2} C_s$

4.2.5
 * Comparison between Miller and Bootstrap Sweep ckt:-


Bootstrap Sweep circuit.	Miller Sweep circuit
→ In bootstrap Sweep circuit the polarity of Sweep voltage is positive.	→ In miller Sweep circuit the polarity of Sweep voltage is negative.
→ Non inverting amplifier is used.	→ Inverting amplifier is used.
→ The open circuit gain of the amplifier is $A = +1$.	→ The open circuit gain of the amplifier is $A = -\infty$.
→ The Linearity of the Sweep voltage is poor	→ The Linearity of the Sweep voltage is better
→ A voltage source V_s is simulated line that V_s is always equal to the instantaneous capacitor voltage V_c .	→ A voltage source like that V_s is always equal to the immediate capacitor voltage V_c .

SIDDHARTHA
 Institute of Engineering & Technology
 Wenghala Nagar(V), Thiruvananthapuram(M).
 Rameswaram District-594306

*4.2.6 Current Time - Base Generators:-

→ If a constant current is passed through a capacitor, the voltage across the capacitor is a ramp. $V_c = \alpha t$.

→ If this ramp voltage is applied to fixed resistor, obviously the current which results is a ramp current.




T_s = Sweep Time

T_r = Return time.

*2.6.1 Generating of current Ramp:-

→ If a constant voltage is maintained across an inductor, the current which flows through the inductor is ramp.




$$i = \frac{1}{L} \int v dt$$

→ Let coil of inductance 'L' Henry, a voltage V be applied across it, 'i' is resulting current.

$$\frac{V}{L} \int dt = \left(\frac{V}{L}\right)t = \alpha t \quad (\because \alpha = \frac{V}{L})$$

→ Since both V and L are constant magnitude, i is proportional to t. Hence the current in the inductor is a ramp.

2.6 Basic current Sweep circuit:-



- An inductor, shunted by a diode D and resistor R_d is connected in between the voltage source V_{cc} and the collector of a transistor Q_1 .
- When the input signal is pulse of negative, Q_1 is off and the current $i = 0$.
- when pulse is positive Q_1 conducts since it is ON, Diode is forward biased. The voltage now becomes V_{cc} .

→ Applying KVL to circuit

$$L \frac{di}{dt} + iR_L = V_{cc}$$

$$\frac{di}{dt} + \left[\frac{1}{\tau} \right] i = a, \quad \left[\tau = \frac{L}{R_L} \right] \& \left[a = \frac{V_{cc}}{L} \right]$$

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

→ The solution is of form $i = CF + PI$ [diff equation]

$$i = k_1 e^{-t/\tau} + a\tau$$

where $\tau = \frac{L}{R_L}$

→ By evaluating k_1 ; at $t=0$; $i=0$.


$$k_1 = -a\tau$$

$$\therefore i = a\tau \left(\frac{t}{\tau} \right)$$

$$i = at$$

$$i = \left[\frac{V_{CC}}{L} \right] t \rightarrow \text{current is a ramp.}$$

→ The input voltage and inductor current wave forms are shown below.



4.2.7 Methods of Linearity Improvement

* Compensation Circuit is Used to improve the Linearity of the time base generators like Bootstrap or Miller sweep time Base generators.

* And Use Inductor Circuit, Linear Capacitor Charging is achieved by RLC Series Circuits

$$i = \frac{V_{cc}}{R}$$

→ The input voltage and inductor current wave forms are shown below.

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.

Principal
 Siddhartha
 Institute of Engineering & Technology
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.

5-1 Sampling Gates - UNIT - II

1.1 Basic operating principles of Sampling Gates :-

The basic operating principle of a sampling gate is illustrated in figures (a) and (b).

In fig (a) the switch is normally open, but is in closed position when the signal is transmitted.

In fig (b) the switch is normally closed, but is in open position when the signal is transmitted.

These switches are normally electronic devices - diodes or transistors

When the device is conducting, it acts as a closed switch and when it is not conducting it acts as an open switch.


Ideally, a closed switch should have zero resistance and an open switch should have infinite resistance, but semiconductor devices do not have infinite back resistance and their forward resistances may lie in the range of several ohms.

When such devices are used as switches, there is no specific advantages of either the series or the shunt switch position and the choice of the circuit depends upon the particular

application

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

switches operated by gating signal




A sampling gate using (a) series switch

(b) shunt switch

Unidirectional Diode Gate

A unidirectional diode gate which transmits only the positive-going input signals is shown in figure.



A unidirectional diode gate

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

The gate signal i.e the signal which determines the gating or transmission period is a rectangular waveform that makes abrupt transitions between the two negative level $-V_1$ and $-V_2$.

The gate signal is also called a control pulse, a selector pulse, or an enabling pulse.

When the gating signal is at its lower level $-V_2$, the diode is heavily back biased and there will be no output due to the input signal unless the peak amplitude of the input signal is larger than the magnitude of this back-biasing voltage.

When the gate signal is at its upper level $-V_1$, a time-coincident signal input pulse may be transmitted to the output.

The effect of the upper level of the gating signal on the output is illustrated in figure

The input signal is a +10V pulse.

In figure (a), when the gate pulse has $-V_2 = -20V$ and $-V_1 = -10V$, there is no output pulse at all.

In figure (b), when $-V_2 = -20V$ and $-V_1 = -5V$, the output is a +5V pulse.


In figure (c), when $-V_2 = -20V$ and $-V_1 = 0V$, the output is a +10V pulse.

In figure (d), when $-V_2 = -20V$ and $-V_1 = 5V$, the output is a 10V pulse

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vijayalakshmi Nagar (V), Ibrahimpatnam (M),
Rangireddy District, 501 506.

superimposed on a pedestal of +5V.

Actually the waveforms with vertical edges shown in figure are unrealistic because the R,C, network constitutes an integrating network for the gate waveform and therefore the gating signal will have exponentially rising and falling edges as shown in figure (e).




Illustrating the effect of control voltage

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Bhalasaipet (M),
 Ranga Reddy District-501 506

Hence this type of gate is not suitable for transmitting a portion of a continuous waveform.

However if the input is a pulse of very short duration compared

to the gate width, the input may be transmitted satisfactorily.




(e) Distortion of the control waveform

Advantages of the unidirectional diode gate :-

- i) It is extremely simple.
- ii) There is very little time delay through the gate.
- iii) The gate draws no current in its quiescent condition.
- iv) The gate can be easily extended into a multi-input OR circuit, with an INHIBITOR or NOT terminal.

Disadvantages of the unidirectional diode gate :-

- i) There will be interaction between the signal source and the control voltage source.
- ii) The gate is of limited use because of the slow rise of the control voltage at the diode.


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Siddhartha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

Bidirectional Sampling Gates Using Transistors :

All the gates discussed so far have a limitation that they transmit signals of only one polarity i.e. either only positive signals or only negative signals.

Fig (a) and (b) show bidirectional gates, i.e. gates which can transmit signals of either polarity i.e. both positive and negative signals.

In fig (a), the signal voltage V_s and the control voltage V_c are applied through the summing resistors R_1 and R_2 to the base of a transistor.

The gating voltage V_c is a pulse waveform between the levels V_1 and V_2 and with a pulse width t_p equal to the desired transmission interval.

When the gating signal is at its lower level V_2 , the transistor is well below cut-off.

When the gating signal is at its upper level V_1 , the bias brings the transistor into the active region.

So, as long as the gating signal is at its upper level signals of either polarity appearing at the base will appear amplified at the output.

Hence the circuit of figure (a) act as a bidirectional gate.

Diodes D_1 and D_2 protect Q_1 from being damaged by the negative spikes of voltages at the inputs.

When negative spikes appear at the input terminals, the diodes conduct and bypass the spikes to ground.

Diode D ensures that Q_3 and Q_4 do not conduct simultaneously. Transistor Q_3 acts as an emitter follower.

When both the inputs A and B are high ($+5V$), both the base-emitter junctions of Q_1 are reverse biased, so no current flows to the emitters of Q_1 . However, the collector-base junction of Q_1 is forward biased. So a current flows through R_1 to the base of Q_2 , and Q_2 turns on. Current from Q_2 's emitter flows into the base of Q_4 . So, Q_4 is turned on.

The collector current of Q_2 flows through R_2 and, so, produces a drop across it thereby reducing the voltage at the collector of Q_2 . Therefore Q_3 is OFF. Since Q_4 is ON, V_o is at its low level ($V_{CE sat}$). So, the output is a logic 0.

When either A or B or both are Low, the base-emitter junction(s) is/are forward biased and the collector-base junction of Q_1 is reverse biased, so, the

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Rajahmundry (M),
Ranga Reddy District-501 501

current flows to ground through the emitters of Q_1 .

Therefore, the base of Q_1 is at 0.7V, which cannot forward bias the base-emitter junction of Q_2 , so, Q_2 is OFF.

With Q_2 OFF, Q_4 does not get the required base drive.

So, Q_4 is also OFF. Transistor Q_3 gets enough base drive

because Q_2 is OFF, i.e. since no current flows into the

collector of Q_2 , all the current flows into the base of


Q_3 , and therefore, Q_3 is ON.

The O/P voltage, $V_o = V_{CC} - V_{R_2} - V_{BE_3} - V_D$

$$\approx 3.4 \text{ to } 3.8 \text{ V}$$

which is a logic High level.

So the circuit acts as a two-input NAND gate.


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpanam(M),
Ranga Reddy District-501 506.


242 Standard TTL (Two-Input TTL NAND Gate) :-

For standard TTL, 0V to 0.8V is treated as a logic 0 and 2V to 5V is treated as logic 1.

In the circuit of the two-input TTL NAND gate shown in figure, the input transistor Q_1 is a "multiple emitter transistor".

Transistor Q_2 is called the "phase splitter".

Transistor Q_3 sits above Q_4 and, therefore, Q_3 and Q_4 make a totem pole arrangement.



TOTEM POLE

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpet (M),
 Ranga Reddy District-501 506.

TTL NAND Gate

Transistor Transistor Logic (TTL) ;

The TTL or T^2L family is so named because of its dependence on transistors alone to perform basic logic operations.

It is the most popular logic family.

It is also the most widely used bipolar digital IC family.

The TTL uses transistors operating in saturated mode.

The basic TTL logic circuit is the NAND gate.

Merits ;

Good speed, low manufacturing cost, wide range of circuits, and the availability in SSI and MSI.

Demerits ;

Tight V_{CC} tolerance, relatively high power consumption, moderate packing density, generation of noise spikes and susceptibility to power transients.

Subfamilies or series ;

Siddhartha
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vijaybhaya Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District, 501 506.

Standard TTL, Schottky TTL, low power Schottky TTL, Schottky TTL,
High speed TTL, low power Schottky TTL, Fast TTL,
low power TTL, Advanced Schottky TTL,

hence no voltage drop occurs across R.

The output voltage $x = +5V$ (logic 1).

b) when $A = +5V$, T is ON. Current flows through R and hence almost all the supply voltage is dropped across R.

The output voltage $x = V_{CE(sat)} = 0.3V \approx 0V$ (logic 0).

The truth table for the NOT gate is shown below.

Input	Output
A	X
Low	High
High	Low

Input	Output
A	X
0	1
1	0

The IC 7404 contains six NOT gates.

Comparison of Logic Families

Logic Family	Propagation delay time (ns)	Power dissipation per gate (mw)	Noise Margin (V)	Fan-in	Fan-out	Cost
TTL	9	10	0.4	8	10	Low
ECL	1	50	0.25	5	10	High
MOS	50	0.1	1.5	10	50	Low
CMOS	< 50	0.01	1.5	10	50	Low
IIL	1	0.1	0.35	5	8	very Low

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
5 Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

passes through them. T_3 gets enough base drive from +5V source and so goes into saturation.

Output $x = V_{CE}(\text{sat}) = 0.3V \approx 0V$ (logic 0).

d) when $A = 5V$ and $B = 5V$, both T_1 and T_2 are ON. Current flows through them. T_3 does not get enough base drive and so will be OFF.


Output $x = 5V$ (logic 1).

The IC 7408 contains four two-input AND gates, the IC 7411 contains three three-input AND gates, and the IC 7421 contains two four-input AND gates.

2.3 Realization of NOT gate :-

A discrete NOT gate may be realized using a transistor as shown in fig.

The input to the gate may be 0V or +5V.




Transistor NOT gate


Sch
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ilambampatnam(M),
Ranga Reddy District-501 506.

a) when $A = 0V$, transistor T is OFF. No current flows through R , and

A negative logic AND gate uses the same configuration as that of figure (a) except that all the diodes are reversed.



a) Two-input diode AND gate (DL AND gate)



b) Two-input transistor AND gate (RTL AND gate)

Discrete AND gates.

In the transistor AND gate (RTL AND gate) shown in fig (b).

a) when $A = 0\text{V}$ and $B = 0\text{V}$, T_1 is OFF and T_2 is OFF. No current passes through them. T_3 gets enough base drive from +5V source and so goes into saturation.

$$\text{Output } x = V_{CE}(\text{sat}) = 0.3\text{V} \approx 0\text{V} \text{ (logic 0).}$$

b) when $A = 0\text{V}$ and $B = 5\text{V}$, both T_1 and T_2 are OFF. No current passes through them. T_3 gets enough base drive from +5V source and so goes into saturation.

$$\text{Output } x = V_{CE}(\text{sat}) = 0.3\text{V} \approx 0\text{V}$$

c) When $A = 5\text{V}$ and $B = 0\text{V}$, both T_1 and T_2 are OFF. No current

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinohra Nagar (V), Hyderabad (M),
 Ranga Reddy District-501 506.

and so almost all the supply voltage is dropped across R.

Hence the output voltage $x = 0\text{ V}$ (logic 0).

b) when A is low and B is high i.e. $A = 0\text{ V}$ and $B = 5\text{ V}$, diode D_1 is ON and diode D_2 is OFF. Current flows through R and D_1 and almost all the supply voltage is dropped across R. Hence the output voltage $x = 0\text{ V}$ (logic 0).

c) when A is high and B is low, i.e. $A = 5\text{ V}$ and $B = 0\text{ V}$, diode D_1 is OFF and diode D_2 is ON. Current flows through R and D_2 and almost all the supply voltage is dropped across R. Hence the output voltage $x = 0\text{ V}$ (logic 0).

d) when both A and B are high, i.e. $A = 5\text{ V}$ and $B = 5\text{ V}$, both the diodes D_1 and D_2 are OFF. No current flows through R, so no voltage drop across R. Hence the output voltage $x = 5\text{ V}$ (logic 1).

The truth table for the above diode logic AND gate is shown below.

Truth table

Inputs		Output
A	B	X
Low	Low	Low
Low	High	Low
High	Low	Low
High	High	High

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinebha (Rajiv Gandhi) Nagar, Ibrahimpatnam (M),
Ranga Reddy District-501 506.

A	B	Output X
0	0	0
0	1	0
1	0	0
1	1	1

c) when $A = 5V$ and $B = 0V$, T_1 is ON and T_2 is OFF. Current flows through T_1 , and T_3 does not get enough base drive and so T_3 is OFF. No current flows through its collector resistance R_C . So no voltage drop across it.

The output $X = +5V$ (logic 1).

d) when $A = 5V$ and $B = 5V$, both T_1 and T_2 are ON. Current flows through T_1 and T_2 , and T_3 does not get enough base drive and so T_3 is OFF. No current flows through its collector resistance R_C . So no voltage drop across it.

The output $X = +5V$ (logic 1).

The IC 7432 contains four two-input OR gates.

Realization of AND gate :-

Discrete AND gates may be realized by using diodes or transistors as shown in fig (a) and fig (b) respectively.

The inputs A and B to the gates may be either $0V$ or $+5V$.

The two inputs A and B can occur in four combinations.

In the positive logic diode AND gate (Diode Logic AND gate) shown in fig (a) A and B are voltage sources and R is load resistance.

a) when both A and B are low, i.e. $A = 0V$ and $B = 0V$, both the

diodes D_1 and D_2 are ON. Current flows through R, D_1 and D_2

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Turukampetnam (M),
Ranga Reddy District - 501506

The truth table for the above two input diode OR gate is shown below.

Truth Table

Inputs		Output
A	B	X
Low	Low	Low
Low	High	High
High	Low	High
High	High	High

Truth Table

Inputs		Output
A	B	X
0	0	0
0	1	1
1	0	1
1	1	1

A negative logic OR gate uses the same configuration as that of fig (a) except that all the diodes are reversed.

In the transistor OR gate (RTL OR gate) shown in fig (b).


a) when $A = 0V$ and $B = 0V$, both T_1 and T_2 are OFF. No current flows through them.

T_3 gets enough base drive from the $+5V$ supply and so T_3 is ON and the output $X = V_{CE(sat)} = 0.3V \approx 0V$ (logic 0).

b) when $A = 0V$ and $B = 5V$, T_1 is OFF and T_2 is ON. Current flows through T_2 , and T_3 does not get enough base drive and so T_3 is OFF.

No current flows through its collector. So there is no voltage drop across it.

The output $X = +5V$ (logic 1).


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 906.

In the positive logic diode OR gate (Diode logic OR gate) shown in figure (a) A and B are voltage sources and R is load resistance. The two inputs A and B can occur in four possible combinations.

a) when both A and B are low, i.e. when $A=0V$ and $B=0V$, both the diodes D_1 and D_2 are OFF. No current flows through R, and so, no voltage drop occurs across R.

Hence, the output voltage $X=0V$ (logic 0).

b) when A is high and B is low, i.e. $A=+5V$ and $B=0V$, diode D_1 is forward biased and diode D_2 is reverse biased. Current flows through D_1 and R and the output voltage $X=5V$ (logic 1).

c) When A is low and B is high, i.e. $A=0V$ and $B=+5V$, diode D_1 is OFF and diode D_2 is ON. Current flows through D_2 and R and the output voltage $X=5V$ (logic 1).

d) when A is high and B is high, i.e. $A=+5V$ and $B=+5V$ both the diodes D_1 and D_2 are ON. Current flows through D_1 , D_2 and R and the output voltage $X=+5V$ (logic 1).

In practice $X=5V$ - diode drop

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinebha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

8V - 0.7V
= 7.3V

which is regarded as logic 1.

Following drawbacks:


- i) If the gating waveforms have definite rise and fall times, two sharp spikes are generated at the output.
- ii) There is a continuous flow of current through R_C and so it has to dissipate a lot of heat.
- iii) The circuit is complicated. It requires two bias voltages, i.e. $-V_{BB_1}$ and $-V_{BB_2}$ and two control signal sources which are complements of each other.

5.2: Realization of Logic Gates Using Diodes & Transistors

2.1 Realization of OR gate :-

Discrete OR gates may be realized by using diodes or transistors as shown in fig (a) and fig (b) respectively.

The inputs A and B to the gates may be either 0 V or +5 V.



Discrete OR gates.

not conducting is biased far below cut-off.

Then when the gate voltage appears, Q_2 will be driven to cut-off before Q_1 starts to conduct, whereas at the end of the gate, Q_1 will be cut-off before Q_2 starts to conduct.

Hence as a result of the gate signals themselves the output will appear as in figure (d).

The gated signal voltage will appear superimposed on this waveform.

If the gate waveform rise time is small compared with the gate duration, these spikes may not be very objectionable.



(c) The gating waveform of fig (b) drawn with non-zero rise

(d) spikes which may occur in the output circuit

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

due to the gating waveform with non-zero rise time.

The circuit of figure (b) used to eliminate pedestal has the

Fig (b) shows a symmetrical arrangement that suppresses the pedestal to a great extent.

Q_1 is the gating transistor and Q_2 is used to minimize the pedestal.

Gating voltages of opposite polarity are applied to the transistor bases.

During the transmission time t_p , when the control signal is at its upper level, Q_1 conducts and Q_2 is cut-off.

A current flows from V_{CC} through R_C and Q_1 .

During the non-transmission time when the control signal is at its lower level, Q_1 is OFF and Q_2 conducts and a current flows from V_{CC} through R_C and Q_2 .

The base voltages $-V_{BB_1}$ and $-V_{BB_2}$ and the gate signal amplitude have been adjusted so that the two transistor currents are identical and as a result the quiescent output voltage level will remain constant.

If the gate waveform has a non-zero value, the arrangement shown in figure (b) does not completely solve the problem of pedestal.

Assume that the gate pulse is large compared with the active region base-voltage range, so that each transistor, when it is,


P. S. SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Range Reddy District-501 506.

So the output during the gating interval appears as shown in figure (a) where we see that the sampled portion of the signal is superimposed on a pedestal.





Fig (a) , Pedestal associated with the sampling gates



PRINCIPAL
SIDHARTH
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Fig (b) , A sampling gate with provision to cancel the pedestal.

V_o given by AV_s where A is the circuit gain.

If the diode D_3 is to continue to be reverse biased, V_c must be at least equal to the voltage at P_1 .

Hence,

$$(V_c)_{\min} = AV_s$$

The voltage V_n must be selected not only to keep the transmission diodes D_1 and D_2 reverse biased but also to keep the clamp diodes D_3 and D_4 conducting in the presence of the signal V_s .

The voltage at P_2 for a positive signal V_s and hence the minimum value of V_n by applying superposition theorem is

$$(V_c)_{\min} = \frac{V_s R_c}{R_c + R_2} - V \cdot \frac{R_2}{R_2 + R_c}$$

Reduction Of Pedestal In A Gate Circuit :-

In the gate circuits, initially the voltage level at the output is V_{cc} .

When the gating signal is applied, the ~~transistor~~ ^{transistor} draws current and the output therefore establishes ~~itself~~ ^{itself} at a new quiescent level.

When a signal is applied, the output signal is superimposed on this new quiescent level.

When the control voltages are V_n and $-V_n$, the diodes D_4 and D_3 conduct and the points P_2 and P_1 are clamped to these voltages. So, the diodes D_1 and D_2 are reverse biased.

Under these circumstances, the output is zero.

Let us now compute the gain A and the required minimum values of v , V_c , and V_n .

During transmission, diodes D_3 and D_4 are OFF and the circuit is identical to the B.D.S.G. except that the voltages V_c and $-V_c$ are replaced by $+v$ and $-v$ respectively.

Hence the gain of this circuit is the same as the gain of the gate and is given by

$$A = \frac{R_c}{R_c + R_2} \times \frac{R_L}{R_L + \left(\frac{R_3}{2}\right)}$$


Also, the V_{min} of this circuit is the same as the $(V_c)_{min}$ of the gate of figure of B.D.S.G. and is given by

$$V_{min} = \frac{R_c}{R_2} \times \frac{R_3}{R_3 + 2R_L} \times V_s$$

The voltage $V_{s, min}$ is computed as follows

Assuming that $R_f \ll R_L$, for a positive going signal of amplitude V_s , the voltage at point P_1 is the same as the output voltage

Two balanced voltage $+V$ and $-V$ are also required.



A four-diode gate

The operation of the four-diode gate is as follows.


When the control voltages are V_c and $-V_c$ respectively, the diodes D_3 and D_4 are reverse biased.

Because of the voltages $+V$ and $-V$, the diodes D_1 and D_2 conduct and the signal source is coupled to the load through the resistors R_2 and the conducting diodes D_1 and D_2 .

Under these circumstances, the control voltages are connected from the gate by the reverse-biased diodes D_3 and D_4 , so an imbalance in control signals cannot result in a pedestal at the output.

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Thiruvananthapuram (M),
Ranga Reddy District-501 506.

The signal may be applied directly at the base as well :



(b) An emitter-coupled bidirectional sampling gate.

Four-Diode Sampling Gate :-


Some of the disadvantages of the two-diode sampling gate are

- i) Its gain is low.
- ii) It is sensitive to control voltage imbalance.
- iii) There is a possibility that $(V_n)_{min}$ may be excessive.
- iv) There may be appreciable leakage through the diode capacitance.

The four-diode sampling gate shown in these features.

This is obtained by adding two more diodes to the two-diode sampling gate.

Principal
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.



(a) A bidirectional gate using a transistor.

Fig (b) shows a bidirectional gate using two transistors which are emitter coupled.

In this, two separate bases are available for the signal and gating voltages.

When the gate signal V_c is at its upper level, the transistor Q_1 is ON and the current through R_E is large enough to raise the emitter voltage to the point where Q_2 is cut-off.

With Q_2 cut-off, there is no response at the output for the input signal.

When the control signal V_c is at its lower level, Q_1 is cut off and Q_2 is free to operate as an amplifier stage.

The signal V_s appears at the output amplified.

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Thirupattinam(M),
 Ramanathapuram District-501 506.

Capacitor Current

$$i = \frac{dQ}{dt} \quad Q = C \frac{dv_{in}}{dt}$$

$$i = C \frac{dv_{in}}{dt}$$

$$V_{out} = V_R = R \times i_R$$

$$i_C = C \frac{dv_{in}}{dt}$$

$$i_R = i_C$$

$$V_{out} = RC \frac{dv_{in}}{dt}$$

V_{out} is derivative of V_{in}


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(P.O.),
Ranga Reddy District-501 506.

Step Response for Critically, over damped cases

$\xi > 1 \rightarrow$ over damped

$0 < \xi < 1 \rightarrow$ Underdamped


$\xi = 1 \rightarrow$ critical damped



2(b) Explain the working of high pass RC circuit as a Differentiator?

RC high pass Networks working as a differentiator

The Input connected to capacitor and the output taken from across a resistance.



Dr. SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

$$\therefore \frac{dv_o}{dt} + \left(\frac{1}{RC}\right) v_o = 0$$

$v_o =$ Complementary function + particular function
 (Transient response) + Steady state response

The transient response $\cdot K e^{-t/RC}$

The particular integral represents the steady state under this condition. The capacitor blocks

the passage of DC the v_p is zero, hence


The particular integral $= 0$

$\therefore v_o = K e^{-t/RC}$ where K is a constant by

Applying Initial Condition

$$v_o(0^+) = K e^0 = K \quad \text{at } t=0$$


$$\text{But } v_o(0^+) = V \quad \therefore K = V$$



PRINCIPAL
 SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(V),
 Ranga Reddy District-501 506.

2a) Draw the response of the circuit for step input critically damped and over damped cases for a fixed value of R and C


Step signal



$V_i = V$ for $t > 0$

$V_i = 0$ for $t < 0$

RC High pass circuit



Siddhartha
PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.

Apply KCL

$$\left(\frac{1}{R_c}\right) V_o + \frac{dV_o}{dt} = \frac{dV_i}{dt}$$

$V_i = V$ for $t > 0$



Handwritten signature
ARTHA THOMAS
2000
Handwritten text below signature

8.a) With the help of neat circuit diagram and waveform ,explain the principle of operation of collector coupled monostable multivibrator.

b) With the help of neat circuit diagram and waveforms, explain the working of a Schmitt trigger. [5+5]

OR

9.a) Draw a simple current sweep circuit and explain its working with the help of diagrams.

b) Draw the circuit diagram and waveforms of a transistor bootstrap time base generator and explain principle of operation. [5+5]

10.a) With help of a neat diagram, explain the working of bidirectional gates using transistors.


b) Draw and explain a diode AND circuit for negative logic and how it works. How an OR circuit acts a buffer circuit? [5+5]

OR

11.a) Compare the performance of various logic families.

b) Explain how to cancel a pedestal in a sampling gate with suitable circuit diagram. [5+5]

---ooOoo---


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

1. Содержание
 2. Введение
 3. Глава I. Общие сведения о предмете исследования
 4. Глава II. Анализ литературы по теме исследования
 5. Глава III. Методология исследования
 6. Глава IV. Результаты исследования
 7. Глава V. Заключение
 8. Список литературы
 9. Приложения
 10. Сводный список литературы

1. Содержание
 2. Введение
 3. Глава I. Общие сведения о предмете исследования
 4. Глава II. Анализ литературы по теме исследования
 5. Глава III. Методология исследования
 6. Глава IV. Результаты исследования
 7. Глава V. Заключение
 8. Список литературы
 9. Приложения
 10. Сводный список литературы

Code No: 134CC

R16

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

B.Tech II Year II Semester Examinations, April - 2018

PULSE AND DIGITAL CIRCUITS

(Electronics and Communication Engineering)

Time: 3 Hours

Max. Marks: 75

Note: This question paper contains two parts A and B.

Part A is compulsory which carries 25 marks. Answer all questions in Part A.

Part B consists of 5 Units. Answer any one full question from each unit.

Each question carries 10 marks and may have a, b, c as sub questions.

PART-A

(25 Marks)

- 1.a) Discuss the response of RC high pass circuit to ramp input voltage. [2]
- b) Draw the low-pass circuit and explain its working. [3]
- c) Draw the basic circuit diagram of negative peak clamper circuit. [2]
- d) Explain the working of an emitter coupled clipper. [3]
- e) List different switching times of a diode. [2]
- f) Explain how diode acts as a switch. [3]
- g) What are the commutating capacitors? Why these are used in binary? [2]
- h) Write a short note on hysteresis. [3]
- i) Why totem pole is used in DTL. [2]
- j) How do sampling gates differ from logic gates? [3]

PART-B

(50 Marks)

- 2.a) Draw the response of the circuit for step input critically-damped and over damped cases for a fixed value of R and C. [6+4]
- b) Explain the working of high-pass RC circuit as a differentiator. [6+4]

OR

- 3.a) Define the rise time and write the expression of it. [4+6]
- b) Derive an expression for the output of a high-pass circuit excited by a square input. [4+6]
- 4.a) Explain the operation of two level slicer. [5+5]
- b) What is meant by comparator? Explain the applications of voltage comparators. [5+5]

OR

- 5.a) State and prove the clamping circuit theorem. [5+5]
- b) Draw the output waveform of a practical clamping circuit when a square wave is given as input. Derive the relation between Δf and Δr in this case. [5+5]

6. List and explain all the switching times of a transistor. [10]

OR

- 7.a) Design Transistor switch circuit. [5+5]
- b) Explain in detail about the Silicon-controlled-switch circuits. [5+5]

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.


 PRINCIPAL
 S. H. RATHA
 Director of Technical Education
 Government of Karnataka
 Bangalore

(Faint, illegible text, possibly a stamp or official communication)

SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

Vinobha nager ibrahimpatnam..R.R.DistrictHyderabad-501506

II B.Tech. II Sem., Ist Mid-Term Examinations, February - 2019

Branch: ECE

Subject: PDC

Date: 19-02-19-AN

Objective Exam

Time: 20min

Name: A. Nagarani

Hall Ticket No. 17701-A0406

Answer All Questions. All Questions Carry Equal Marks. Time: 20 Min. Marks: 10.

I. Choose the correct alternative:


- The waveform which preserves its form when transmitted through a linear network is a _____. [A] ✓
A) Sine wave B) Step signal C) impulse signal D) ramp signal
- The rise time of the output of a low pass RC circuit is given by [A] ✓
A) $2.2 RC$ B) $0.35/fH$ C) 2.2τ D) all the above
- What is the name of the circuit which converts square wave in to spikes [C] ✓
A) Low pass RC B) Bi stable multi C) High pass RC D) Monoshot
- When RC high pass circuit act as a differentiator? [A] ✓
A) $RC \ll T$ B) $RC \gg T$ C) $RC = T$ D) $RC = 0$
- A circuit that adds positive or negative dc voltage to an input sine wave is called [A] ✓
A) Clamper B) clipper C) diode clamp D) limiter
- A clamping circuit is also called as _____. [A] ✓
A) Dc restorer B) dc reinserted C) both A and B D) none of the above
- The upper cut-off frequency of a low pass RC circuit is _____. [B] ✓
A) Zero B) $1/2\pi RC$ C) ∞ D) none of the above
- What is the response of step input to a high pass RC circuit [A] ✓
A) $V e^{-t/RC}$ B) $V (1 - e^{-t/RC})$ C) $V e^{t/RC}$ D) $V (1 - e^{-t/RC})$
- A transistor acts as an amplifier when it is in [C] ✓
A) Saturation region B) Cut-off region C) Active region D) none of the above
- CRO Probe working as _____. [C] ✓
A) Integrator B) Differentiator C) Attenuator D) none

II. Fill in the Blanks:

- For DC input signal capacitor C acts as open circuit
- The average value of the output value of an RC high pass circuit is, $V/2$
- Time constant of RL circuit is $T = L/R$
- The clamping theorem is given by $V_{out} = R_2/V_1$
- A network comprising of linear elements is called Linear network.
- In biased clamping a reference voltage source is connected in series with the diode.
- In a shunt Clipper, when the diode is OFF, the output follows the input.
- A circuit which clamps the negative peak of a signal to zero level is called positive biased clamper
- Rise time is defined as the time by the voltage to rise from 0.1 to 0.9 of its final value.
- Diode applications Rectifier, Zener diode,

3 a) Define The Rise time and write The Expression of it? 5M

The rise time is defined as time required for the signal to make the transition from 10% to 90% of the specified value



$$t_r = 2.2RC$$

$$\text{At } t = t_1, V_0 = 0.1V$$

$$\therefore 0.1V = V(1 - e^{-t_1/RC})$$

$$\text{or } e^{-t_1/RC} = 1 - 0.1 = 0.9$$

$$\therefore t_1 = -RC \log_e 0.9$$

$$\text{At } t = t_2, V_0 = 0.9V$$

$$\therefore 0.9V = V(1 - e^{-t_2/RC})$$

$$\text{(or) } e^{-t_2/RC} = 1 - 0.9 = 0.1$$

Principal
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinnakota Nagar (V), Ibrahimpatnam (M),
 Rangareddy District-501 506.

$$(or) -t_2/RC = \log_e 0.1$$

$$(or) t_2 = -RC \log_e 0.1 \quad \text{--- } \textcircled{2}$$


$$t_r = t_2 - t_1$$

$$= -RC (\log_e 0.1 + \log_e 0.9)$$

$$= 2.2 RC$$

$$\therefore t_r = 2.2 RC$$

2 b) Explain the working of high-pass RC ckt as a differentiator?



The above figure behaves as a differentiator

When $RC/t \ll 1$

Apply KVL

$$V_i(t) = V_C(t) + V_R(t) = \frac{1}{C} \int_0^t i(t) dt + i(t)R$$

$$V_o(t) = V_R(t) = i(t)R$$

$$V_R(t) \ll V_C(t)$$

$$V_o(t) \approx \frac{1}{C} \int_0^t i(t) dt$$


Differentiating this equation on either side

$$\frac{d v_i(t)}{dt} = \frac{1}{C} i(t)$$

$$i(t) = C \frac{d v_i(t)}{dt}$$

$$V_o(t) = R C \frac{d v_i(t)}{dt}$$

3 b) Derive an expression for the output of a high pass circuit excited by a square input? 6 M




PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

At $t = T/2$ the input voltage drops from $+V/2$ to $-V/2$ abruptly, hence the o/p voltage must also drop by the same amount $V_i < V$, $V_o = -V$ at $t = T/2$ The voltage $-V$ rapidly and exponentially towards zero.

Case (ii) Let $R_C \gg T$ i.e. $\tau/T \gg 1$



If the time constant is quite large the exponential decay of the output voltage is slower as seen already, this results in a tilt at the top of the V_p wave and under shoot at the bottom, as is obvious from the output wave form.



4 a) Explain the operation of two level slicer?

A circuit which slice the two levels either positive and negative peaks.

Circuit




PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

4b) What is meant by Comparator? Explain the Applications of voltage Comparators.

Comparator is an electronic circuit which compares the electrical signal. A comparator circuit compares two voltages and the output either logic "1" or logic "0".

Comparators are often used to check whether an input has reached some predetermined value.



If the ramp signal is applied to the circuit the output is constant V_R voltage until the ramp signal reaches a value equal to V_R the next condition and the Diode appears at the output.


Principal
SIDDHARTHA
Institute of Engineering & Technology
Vinoys Nagar (V), Ibrahimpatnam (M),
Kannur District-501506.

5a) state and prove Sampling Theorem 2.5M

In steady state, the Area A_f Under the output voltage waveform in the forward direction when the diode conducts is related to the area A_r in the reverse-biased direction when the diode does not conduct by the

Relationship

$$\frac{A_f}{A_r} = \frac{R_f}{R_r}$$



$v_f(t)$ is output voltage

$$i_f(t) = v_f(t) / R_f$$

$$\int_0^T i_f(t) dt = \frac{1}{R_f} \int_0^T v_f dt = \frac{A_f}{R_f}$$

$v_r(t)$ is the output voltage in the reverse direction then the current which discharges

$$i_r(t) = v_r(t) / R$$




$$\int_0^T i_r(t) dt = \frac{1}{R} \int_0^T v_r(t) dt = \frac{A_r}{R}$$

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

$$\int_{T_1}^{T_1+T_2} i_1(t) dt = \frac{1}{R} \int_{T_1}^{T_1+T_2} V_r(t) dt = \frac{A_r}{R}$$

$$\frac{A_f}{A_r} = \frac{R_f}{R_r}$$

5 b) Draw the output wave form of practical Clamping Circuit when a square wave is given as input. Derive the Relation b/w A_f and A_r in this case.




PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

6. List and explain all the switching times of a Transistor? LOM


Transistor working as a 'ON/OFF' switch by using a transistor in its Saturation or cut-off state.

Transistor Switching Circuit



The difference in time this transistor is that to operate the transistor as a switch either fully 'OFF' or fully 'ON' used to switch and control lamps, relays or even motors.

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (J), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.



7a) Design Transistor as a switch 9 5M

Transistor working as a ON and OFF

Switch. Transistor working as "ON" switch

in Saturation region, OFF switch in

Cutoff region operation.

Apply EB Junction CB Junction


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

R.B Transistor working as an Amplifier

→ And EB and EB Both or F.B


transistor operating in Saturation region

working as ON switch



→ And EB and EB Both Junctions are in

R.B transistor working as a OFF switch



PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar, Brahmapatnam (M),
Ranga Reddy District-501 506.


7b) Explain in detail about Silicon Controlled Switch Circuits?


It is a power semiconductor device similar to an SCR, but it is designed to turn off. When a positive voltage pulse is applied to an additional Anode gate terminal.

It is physically smaller than SCR, lower leakage and holding current than SCR.

It requires smaller triggering signals.

Basic Structure






V_{ce} increases, the current initially is extremely small and increases extremely slowly upto point A on the characteristic. Beyond point A current increases rapidly. At voltage corresponds to point B, device switches ON.

8 a) With the help of neat circuit diagram and waveforms, explain the principle of operation of collector coupled monostable multivibrator?

Siddhartha
 PRINCIPAL
 SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.


Circuit Diagram



→ Monostable multivibrator has only one stable state, it is stable at logic "0" or logic "1". It has one quasi-stable

→ When the circuit is switched ON, transistor Q_1 will be OFF and Q_2 ON. This is the stable state. This decreases the collector voltage, which turns OFF the transistor Q_2 . The capacitor C_1 starts discharging.

3 b) Schmitt trigger working using transistor 5M



→ Schmitt trigger is an electronic device that converts sine wave to square wave.

→ Schmitt trigger operation is similar to Bistable multivibrator, it is operating at two triggering points UTP, LTP.

→ Apply the $+V_{CC}$ input signal to the Schmitt trigger circuit current

Sidhartha
 PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-508004

passes Through $R_1 \rightarrow R_2 \rightarrow$ Base of Q_2

transistor causes Q_2 transistor turn "ON"

it is operating in Saturation Region, acts as

Short circuit output voltage is zero.

$\rightarrow Q_1$ OFF until input reaches UTP, once

input sinusoidal wave reaches UTP Q_1 ON

it is operating in Saturation Region

acting as Short circuit output voltage

is zero across collector terminal. This

low voltage given to Base of Q_2


transistor to make turn OFF, so, it is

operating in Cutoff Region, act as o.c

output voltage is


max V_{CC}
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar, Kurnool (M),
Ranga Reddy District-501 506.

→ The input sinusoidal signal reaches LTP
 Q_1 OFF operating in cutoff region, output
 voltage across collector is maximum; the
 voltage given to base of Q_2 transistor
 is turned ON operating in saturation
 region, output voltage is minimum.




PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

9a) Draw a Simple Current Sweep Circuit and explain its working with the help of diagram.




→ current rate depends on the R and C values

→ current flows into the capacitor




→ Voltage across the capacitor




9b) Draw the Circuit Diagram and waveforms of a Bootstrap Sweep time base generator and explain principle of operation?

→ A Bootstrap Sweep generator is a time base generator circuit whose feedback is fed back to the input through the feedback. This

This process of bootstrapping is used to achieve constant charging current.



→ It act as a emitter follower




10 a) With the help of neat Diagram Explain the working of Bidirectional gate using transisto

Bidirectional gate transmits two polarities of the signal either positive

PRINCIPAL
SIDDHARTH
Institute of Engineering & Technology,
Vinobha Nagar (V) Abthalimpattam (vi),
Ranga Reddy District-501 506

and Negative.



→ A control input is applied at V_1, V_2 levels. The pulse width decides the desired transmission interval. The gating signal allows the input signal, the input to get transmitted.


10(b)

Draw and Explain a Diode AND circuit for negative logic and how it works. How can an OR gate circuit act as a Buffer?

→ Negative polarity means polarity is indicated by a bubble or triangle.


Negative Edge AND gate

A	B	A · B
1	1	1
1	0	0
0	1	0
0	0	0



→ A Buffer has only a single input and a single output with behaviour that is the opposite of an NOT gate.

IP	Output
L	L
H	H



34
PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501506.

11a)


Compare various Logic families

parameter	RTL	IIL	DTL	TTL	ECL	CMOS
Basic gate	NOR	NOR	NAND	NAND	OR NOR	NOR NAND
power Dissipation (mW)	12	6mW	8-12	10	10-55	1-01
Fanout	5	Depends on injected current	8	10	25	20
Noise Immunity	Normal	poor	Good	Very good	poor	Very Good
Delay	12	25-280	30	10	2	70
Speed	144	<1	300	100	100	100

11b)

Explain how to cancel a pedestal in sampling gate with suitable circuit Diagram?

sol: pedestal is defined as the difference between output voltage during non-transmission period and during transmission period with zero signal.





$V_{out} = V_c$ during Transmission period
 during non-transmission period

Principal
 Srinivasa Reddy
 Institute of Engineering & Technology
 Vinobha Nagar (V), Abrahampatnam (M),
 Ranga Reddy District-501 506.

UNIT - I

2021

1) Obtain the response of high pass RC circuit for a ramp input?



2)

Define the % Tilt for a RC circuit?

∴ Tilt is defined as decay in the amplitude of the output voltage wave due to the input voltage maintaining level.


$$\% \text{ Tilt} = \frac{V_1 - V_1'}{(V/2)} \times 100$$

3)

Define Rise time (t_r)?


A voltage or current pulse rise from 10% to 90% of its steady value.

to 90% of its steady value




PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vijayabha Nagar (V), Ibrahimpatnam (R.),
Ranga Reddy District-501 506.

4) Draw and briefly explain the RC differentiator circuit?



When time τ is less than the pulse width ($\tau \ll t_w$) the falling edge is a rapid change, so it is passed to the output because the capacitor voltage cannot change instantaneously.




5) Draw and explain the RC Integrator circuit?




6) What is meant by linear network?

A linear network is one whose characteristics consist of R, L, C elements, whose parameters do not change with current or voltage.

Unidirectional Sampling gate




PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

7) Why RC Circuits are commonly Used Compare to RL Circuits?

RC and RL Circuits are used to provide filtering, waveshaping, and timing, the capacitor is most commonly used. Capacitors are smaller and more economical than inductors.




PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

Faint, illegible handwritten text, possibly bleed-through from the reverse side of the page.

Principal
S.D. PARTHA
Institute of Engineering & Technology
Banda Road, Lucknow-201 202

1) Write the Applications of voltage comparator?
 Zero crossing detectors, switching power Regulator
 Peak detectors, Motors.

2) Draw the Negative Biased Negative Clipper circuit?





3) What is meant by clipping in wave shaping?

A clipper is a device which removes, limits or prevents some portion of the input wave form.

(Signature)
PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam,
 Ranga Reddy District-501 506.


(Faint watermark text)
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam,
 Ranga Reddy District-501 506.

4. Explain clipping at two independent levels with circuit?



5) Draw the basic circuit diagram of Negative peak Clamper circuit.

A clamper is an electronic circuit that changes the DC level of a signal to the desired level without changing the shape of the input signal.




6) Distinguish between Comparators and Clipping Circuits.

→ Comparator compares the two inputs and produces the one output.

→ Clipping Circuit add some level to the input wave form.

UNIT - III

1. Draw the piecewise linear Diode characteristics?



2.

When transistor acts as a switch?

→ Transistor is working as an "ON" switch in Saturation Region operation

→ Transistor is acting as "OFF" switch in cut-off Region operation.

3. Explain the variation of temperature saturation parameters of transistor with Temperature?

Siddhartha
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

4. How does diode acts as a switch?

→ Diode acts as "ON" switch in Forward bias condition

→ Diode acts as OFF switch in Reverse bias condition

5. What do you mean by turn ON time of a transistor?

Turn ON Time of a transistor is time taking

to turn-on the transistor

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

UNIT - IV

1. Define Multivibrator?

→ Multivibrator is an electronic circuit, which is used to design two states devices

2. Compare different multivibrators:

- 1) Astable multivibrator having two unstable states
- 2) Mono stable Multivibrator having one stable, one unstable states
- 3) Bi-stable Multivibrator having two stable states.

3. Write a basic principle of time base generator?

→ Time base generator generates time base signal which amplitude is linearly varying with respect to time

4. Write the methods of generating time base waveform.

- Current time base generator
- Voltage time base generator
- Miller sweep time base generator
- Bootstrap sweep generator.

5. Write the difference between current time base generator and voltage time base generator

→ Current time base generator generates current time base signal

→ Voltage time base generator generates voltage time base signal.

6. Explain the frequency division in the sweep ckt?


Or

PRINCIPAL
SIDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

PRINCIPAL
SIDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

UNIT - V

1. Draw the OR gate using Diode?



2. Why totem pole is used in DTL?

→ Totem pole circuit is used to reduce the propagation delay in logic circuits.

3. How does sampling gate is different from Logic gate?

→ Sampling gate is produce the replica of input waveform, it accepts only one input produce one output, it does not perform logical operation.


→ Logic gate perform logical operation, it accepts number of inputs, and produce one output.


4) Compare MOS and CMOS families.

→ MOS family is used to fabricate IC's, having less speed, less fan-out.

→ CMOS having combination of N-MOS, P-MOS, having low power consumption, high fan-out.

8. Compare DTL, TTL, CMOS ?



SIDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.


SIDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

UNIT - I

Linear Wave Shaping

1.1 low pass RC circuit :-



Let V_i denote the input voltage, and V_o the output voltage. It may be observed that this circuit is the same for high pass RC circuit studied earlier. so far as the circuit configuration is concerned. however there is one basic difference, where as - in the high pass circuit the output is taken across the resistor in the circuit under consideration the o/p is taken across the capacitor.

Since the reactance of a capacitor decreases with increase of frequency and vice versa it can be seen that the capacitor offers much large impedance to the low frequency components pass out easily to the o/p without any appreciable attenuation. The circuit is therefore called L.P RC circuit.

Let 'i' denote the circuit current.

we have $V_i = V_o + V_R$ applying KVL to the closed loop.

$V_R = iR$ the voltage drop across R, and

$V_o = V_c$ the voltage drop across the capacitor.

$$i = C \frac{dV_c}{dt} = C \frac{dV_o}{dt}$$

$$V_i = V_o + RC \frac{dV_o}{dt}$$

dividing throughout by RC we get

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Brahampatnam(M),
Ranga Reddy District-501 506.

$$\frac{V_i}{RC} - \left(\frac{1}{RC}\right) V_o + \frac{dV_o}{dt}$$

This is the basic relationship connecting the o/p with the i/p of a low-pass RC ckt.

In this expression $\left(\frac{1}{RC}\right) V_o$ represents the forced (or) steady state response & $\frac{dV_o}{dt}$ represents the transient (or) natural response.

1.2 Low pass RC circuit as Integrator

We studied that for a low pass RC ckt.

$$\left(\frac{1}{RC}\right) V_o + \frac{dV_o}{dt} = \frac{V_i}{RC}$$

RC is the time-constant of the circuit

let it be assumed that $RC \gg T$ the periodic time of the i/p

signal V_i

For a large time constant, it is evident that the output takes a fairly long time to come to steady state as such the transient response is very important and the steady state response becomes insignificant and hence can be ignored.

putting $\left(\frac{1}{RC}\right) V_o = 0$ we have:

$$\frac{dV_o}{dt} = \left(\frac{1}{RC}\right) V_i$$

integrating both sides we get

$$V_o = \int \frac{1}{RC} V_i dt$$



$$\text{(or) } V_o = \frac{1}{RC} \int V_i dt$$

Since R and C are fixed in magnitude, we have

$$V_o \propto \int v_i dt$$

that is the o/p is proportional to the time integral of the input for this reason, the low pass RC circuit with $RC \gg T$, is called the 'RC integrator'

1.3 Response of low pass RC circuit to step voltage input



$$V_p = 0 \text{ for } t < 0 \\ = V \text{ for } t > 0$$

Let the forcing function be a step voltage V . Due to the applied voltage, a current ' i ' results. It is evident that at $t = (0^-)$

$$V_i = 0 \text{ and } V_o = 0$$

At $t = (0^+)$ also $V_i = 0$ & $V_o = 0$.

For $t > 0$, since the capacitor initially acts as a short circuit, a current flows & the capacitor charges. As charging progresses, more and more voltage develops across C , and the current ' i ' progressively diminishes, and eventually it becomes zero.

It shows that the output characteristic is a rising exponential.

Applying KVL to the RC circuit, we have for $t > 0$ $V_i = V_R + V_o$


$$V_R = iR \text{ and } V_o = V_c = \frac{1}{C} \int i dt$$

$$\therefore V_i = iR + \frac{1}{C} \int i dt$$

But $V_i = V$ for all $t > 0$.

$$iR + \frac{1}{C} \int i dt = V$$

diff w.r.t ' t ' we get


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

$$R \frac{di}{dt} + \frac{1}{C} i = \frac{dV}{dt} = 0, \text{ since } V \text{ is of constant magnitude}$$

$$\text{(or)} \quad \frac{di}{dt} + \left(\frac{1}{RC}\right) i = 0$$

The solution of this diff eqn of the form $i =$ complementary function + particular integral. The particular integral is zero, since it represents the steady state response and we have $i = 0$ at $t = \infty$.

The complementary function is of the form $k_1 = e^{-t/RC}$.

To find the constant k_1 :

at $t=0$, we have $i = \frac{V}{R}$ since $V_c = 0$ (the capacitor acts as S.C and the voltage across it is zero).

$$\therefore \frac{V}{R} = k_1 e^0, \text{ putting } t=0.$$

$$\therefore k_1 = \frac{V}{R}$$

It is assumed that the initial capacitor voltage is zero.

$$\therefore \boxed{i = \frac{V}{R} e^{-t/RC}}$$


$$\text{O/P voltage } V_o = V_c = V - iR.$$

$$\text{(or)} \quad V_o = V - \left(\frac{V}{R} e^{-t/RC}\right) R$$

$$= V - V e^{-t/RC}$$

$$\boxed{\text{(or)} \quad V_o = V [1 - e^{-t/RC}]}$$

The graph of V_o vs t is as shown in fig.



$$t_r = \text{Rise time} \\ = t_2 - t_1$$

1.3.1 Rise time (t_r) :

Referring to fig it is seen that the o/p voltage V_o increases exponentially and after a pretty long time (theoretically at $t = \infty$) attains the steady value V . The time required for the voltage to rise from 10% to 90% of the final steady value is termed as rise time. It is denoted as t_r .

It can be shown that $t_r = 2.2 RC$.

proof :

$$\text{At } t = t_1, V_o = 0.1V$$

$$\therefore 0.1V = V(1 - e^{-t_1/RC})$$

$$\text{(or)} e^{-t_1/RC} = 1 - 0.1 = 0.9$$


$$\text{(or)} e^{-t_1/RC} = \log_e 0.9$$

$$\therefore t_1 = -RC \log_e 0.9$$

$$\text{At } t = t_2, V_o = 0.9V$$

$$\therefore 0.9V = V(1 - e^{-t_2/RC})$$

$$\text{(or)} e^{-t_2/RC} = 1 - 0.9 = 0.1$$


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Warhampatnam(M),
 Rangya Reddy District-501 506.

$$(or) -t_2 / RC = \log_e 0.1$$

$$(or) t_2 = -RC \log_e 0.1 \quad \text{--- (2)}$$

we have rise time $t_r = t_2 - t_1$


$$= -RC (\log_e 0.1 + \log_e 0.9)$$

$$= 2.2 RC.$$

$$\therefore t_r = 2.2 RC$$


Hence the rise time is 2.2 times the constant time.

1.4 Response of low-pass RC circuit to pulse input :



Let a pulse voltage be applied to a low pass RC circuit

It is evident that for $t > 0$ but $t < t_p$ the pulse width, the pulse voltage is exactly alike a step voltage and hence the o/p voltage increases exponentially from 0 to V_p at the end of the pulse. At $t = t_p$ the i/p voltage drops to zero & hence the o/p decreases exponentially and becomes zero at $t = \infty$. The o/p curve is as shown in fig.



SIDDHANTHA
Institute of Engg., Meeing & Technology,
Vinobha Nagar(V), Ibrahimpatnam(H),
Ranga Reddy District-501 506.

while the o/p voltage is exponentially increasing, we have

$$V_{o1} = V(1 - e^{-t/RC}) \text{ where } V = \text{Amp of i/p pulse.}$$

let $V_{o1} = V_p$ at the end of the pulse at $t = t_p$

obviously $V_p < V$

For $t > t_p$ the o/p must progressively decrease toward zero

Here it is given as .

$$V_{o2} = V_p e^{-t'/RC} \text{ where } t' = t - t_p$$

$$\therefore V_{o2} = V_p e^{-(t-t_p)/RC}$$

It is observed that there is marked distortion of the o/p voltage wave form. The o/p wave extends far beyond t_p , since some time must elapse before all the charge on the capacitor can leak away


In practise distortion of all the wave shape can be minimised by making the rise time t_r , small in comparison with the pulse width t_p .

The usual practice is to make the upper cut off

$$\text{frequency } f_2 = \frac{1}{t_p}$$

with $f_2 = 1/t_p$ we have $t_r = 0.35/f_2 = 0.35 t_p$

The o/p wave form is as shown in fig 2-34.




Siddhartha
PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

The deviation from the IP wave form is quite small, and for all practical purpose it may be assumed that the pulse voltage retains its wave shape, provided the reciprocal of the pulse width is approximately equal to the upper 3-dB frequency.


1.5 Response of low pass RC circuit to square wave input :

Let the forcing function be a square-wave voltage shown in



If the rise time t_r is quite small as compared to T , there is no marked distortion of wave form the out put wave form would be as shown in figure

If however, the time constant is quite large the output wave form would be shown in figure.



when the output voltage is exponentially increasing we, have, referring to fig.

$$V_{01} = V^I + (V_1 - V^I) e^{-t/RC}$$

$$\left[\text{final value} + (\text{initial value} - \text{final value}) e^{-t/RC} \right]$$

when the o/p voltage is exponentially decreasing we have.

$$V_{02} = V^{II} + (V_2 - V^{II}) e^{-(t-T_1)/RC}$$

Also, it is seen that $V_{01} = V_2$ at $t = T_1$ and $V_{02} = V_1$

figure shows the wave form of the v_o o/p voltage. The time constant is very large compared to the periodic time. The exponential curves become practically linear.

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Rangareddy District-501 506.

If the i/p voltage is a symmetrical square wave.

we have $T_1 = T_2 = T/2$ and $v^I = -v^{II} = V/2$

also $v_1 = -v_2$ It can be shown that

$$v_2 = \frac{V}{2} \left(\frac{e^{2x} - 1}{e^{2x} + 1} \right) \text{ where } x = \frac{T}{4RC}$$

$$\text{(or) } \boxed{v_2 = \frac{V}{2} \tanh x}$$

1.6 Response of low-pass RC circuit to Ramp input †


let the forcing function be a ramp voltage given $v_I = \alpha t$.
as already seen in the context of high pass RC circuit, the voltage across the resistor R is given as $v_R = \alpha RC (1 - e^{-t/RC})$.

Referring to fig 24.32.

o/p voltage $v_o = v_c = v_I - v_R$.

$$\begin{aligned} \therefore v_o &= \alpha t - \alpha RC (1 - e^{-t/RC}) \\ &= \alpha (t - RC) + \alpha RC e^{-t/RC} \end{aligned}$$

In order to minimise distortion of wave shape, a comparatively small time constant is selected (RC is quite small, compared to the total ramp time T) The o/p wave form is as shown in fig



Srinivas Arjuna
Srinivas Arjuna
Institute of Engineering & Technology
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-508 306

It is seen that the wave form of the voltage is more (or) less preserved (There is a small amount distortion near $t=0$ only). Also, the o/p follows the input (except near the origin) but is delayed by one time constant (RC) in other word there is a difference of one time constant b/w i/p and o/p.

1.6.1 Transmission error (e_t) ÷


Referring in figure it is seen that there is a difference of one time constant RC b/w the i/p and o/p. This difference usually expressed as a fraction of the i/p at the end of the ramp at $t=T$ (both in time units). It is termed as transmission error (e_t)

we have transmission error $e_t = \frac{RC}{t}$.

As already seen $f_2 = \frac{1}{2\pi RC}$ (or) $RC = \frac{1}{2\pi f_2}$

$$e_t = \frac{1}{2\pi f_2 T}$$

If the time constant is very large compared to T . there is very much distortion, and the o/p voltage curve is as shown in figure



Siddhartha
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.

As already obtained .

$$V_0 = \alpha(t - RC) + \alpha RC e^{-t/RC}$$

If $RC \gg T$, it can be shown that


$$V_0 = \frac{\alpha t^2}{2RC}$$

The excitation is linear, but the response is quadratic, as is evident from the above expression. This circuit therefore acts as an integrator.


1.7 Response of Low-pass RC network to exponential input :

If the forcing function is an exponential voltage of the form $V_f = V(1 - e^{-t/RC})$ where V is the final (or) steady state value the o/p voltage is also an increasing exponential & its actual shape depends on the ratio $\frac{RC}{T} = n$ and the ratio $\frac{t}{T} = x$.

For different values of n , the output curves are as shown in figure.



High pass RC circuit



Let V_i = i/p signal.

V_o = o/p voltage.

The o/p is taken across the resistance (R). Also let i denote the circuit current.

If the i/p signal V_i is non-sinusoidal, it can be visualised as comprising of several sine wave of frequency which are multiples of the frequency of the signal, and there may be a d.c component also. Since the reactance of the capacitor decreases as the frequency increased ($X_c = \frac{1}{2\pi fC}$).

Apply KVL to the circuit of fig, we have ;

$$V_c + V_R = V_i \quad \text{where } V_c = \text{voltage across the capacitor} \text{ \& } V_R = \text{voltage across the resistance}$$

But $V_c = \frac{1}{C} \int i dt$ and $V_R = V_o$ the o/p voltage.

$$\therefore \frac{1}{C} \int i dt + V_o = V_i$$

$$\text{current } i = \frac{V_R}{R} = \frac{V_o}{R}$$

$$\therefore \frac{1}{C} \int \frac{V_o}{R} dt + V_o = V_i$$

differentiating w.r.t 't' the above eqn transforms into

$$\frac{1}{C} \left(\frac{V_0}{R} \right) + \frac{dV_0}{dt} = \frac{dV_i}{dt}$$

$$\left(\frac{1}{RC} \right) V_0 + \frac{dV_0}{dt} = \frac{dV_i}{dt}$$



The total response of the circuit to the applied forcing function consists of transient response and steady state response.

we have transient response = $\frac{dV_0}{dt}$ and

steady state response = $\left(\frac{1}{RC} \right) V_0$.

2.1 Response of high-pass RC circuit to step input

consider the RC circuit shown in figure. let the forcing function be a step voltage V applied at $t=0$.



step voltage input.

As already studied, the I/P and O/P of such a high pass RC circuit are related by the differential equation.

$$\left(\frac{1}{RC} \right) V_0 + \frac{dV_0}{dt} = \frac{dV_i}{dt}$$

since the input is a step voltage $V_i = V$ for $t > 0$.

$$\frac{dV_i}{dt} = \frac{dV}{dt} = 0 \text{ since } V \text{ is of constant magnitude}$$

$$\therefore \frac{dV_0}{dt} + \left(\frac{1}{RC} \right) V_0 = 0$$

PRINCIPAL
Sri P. S. S. V. Institute of Engineering & Technology,
Vinodha Nagar, Ibrahimpatnam (M),
Ranga Reddy District-501 505.

The general solution to this Equation is of the form

$$V_0 = \text{complementary function} + \text{particular function}$$

(i) The complementary function represents the transient response & is of the form $(ke^{-t/RC})$ where, as seen already $RC = \tau$ the time constant of the circuit.

(ii) The particular integral represents the steady state response. Since, under steady state conditions, the capacitor blocks the passage of dc, the o/p is zero. Hence the particular integral = 0.

$\therefore V_0 = ke^{-t/RC}$ where k is a constant by applying initial conditions

At $t(0^+)$ we have


$$V_0(0^+) = ke^0 = k \text{ putting } t=0.$$

$$\text{But } V_0(0^+) = V, \therefore k = V.$$

Hence we get

$$V_0 = Ve^{-t/RC}$$


The response characteristics




It is observed that the graph of V_0 't' is an exponentially decreasing curve. The voltage V_0 becomes practically zero after 5 time-constants.

Siddhartha
PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Rangareddy District-501 506.

2.2 Response of high pass RC circuit to pulse input



RC circuit



pulse input wave form


let the input voltage be a pulse applied at $t = 0$.

1) let the time constant are far less than the pulse width
ie, $RC \ll tp$ (or) $RC/tp \ll 1$.

It is evident that the response of the ckt is the same as for a step input in the interval $0, t < tp$

~~It is evident that the~~

Hence the op must decay exponentially towards zero. since $RC \ll tp$ the transient state is quite small, also at $t = tp$ the OP voltage changes abruptly to zero. Thus V_o becomes $-V$ at $t = tp$ and exponentially.




SIDDHARTHA
MUNICIPAL
Institute of Engineering & Technology,
Vinubha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

The +ve area A_1 and the -ve area A_2 are always equal, This is due to the fact that under steady state conditions, the capacitor blocks dc & totally segregates the output & the i/p with the result that the average is zero.

In order to minimize ~~distortion~~ distortion, it is abundantly clear that the time-constant of the ckt must be very large as compared to the pulse width.

Thus pulse can be converted into spikes by making the time constants quite small, and this process is termed as peaking





The two areas A_1 and A_2 on either side of the pulse are equal, indicating that the dc value of the o/p value is zero.

It may be noted that at the end of the pulse that at $t = t_p$, the o/p voltage V_o shows a drop from V to zero.

abruptly, and the o/p voltage V_o also drops by the same amount V , and hence becomes negative.



Thereafter it decays exponentially towards zero at such a rate that the area below the time axis is made equal to the area above the axis.


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.


Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

2.3 Response of high pass RC circuit to symmetrical square wave

Input :




I/P voltage wave form.

Let the forcing function be a symmetrical square wave voltage of peak-to-peak amplitude V and period T .

Case (i) : Let $RC \ll T$ i.e., $\tau \ll T \ll 1$

At $t = T/2$ the input voltage drops from $+V/2$ to $-V/2$ abruptly, hence the o/p voltage must also drop by the same amount i.e. $V_0 = -V$ at $t = T/2$ the voltage $-V$ rapidly & exponentially towards zero.

The i/p voltage rises abruptly to $+V/2$ from $-V/2$. Hence the output voltage also rises instantaneously from 0 to $+V$ and thereafter it begins to decay exponentially towards zero.




Siddhartha
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.
 Institute of Engineering & Technology,
 SIDDHARTHA

Case (ii)


Let $R_c \gg T$ i.e. $\tau/T \gg 1$

If the time-constant is quite large, the exponential decay of the output voltage is slower as seen already. This results in a tilt at the top of the ip wave & an undershoot at the bottom, as is obvious from the output wave.




Areas A_1 and A_2 are equal, PQ = tilt at the top of the wave.

If the ip voltage is not symmetrical, and is the form shown in fig and the circuit has a very large time-constants. The response curve would be of the form in figure.



Period $T = T_1 + T_2$




output wave form

There is no appreciable change in the wave form as such, but since the dc component of the clip voltage is zero, the wave lies on b.s of the time axis, making the +ve and -ve areas equal.

3.1) Expression for percentage tilt

Consider the steady state response of a high pass RC circuit to a symmetrical square wave input V_s .

Assuming $RC \gg T$, the output wave is as shown.



PK. SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

thus it is seen that during a +ve swing of the i/p voltage its amplitude remains constant at V_1 . since the decrease of the o/p is exponential & is quite slow ($RC \gg T$) the amplitude drops from

from V_1 to V_1'

$$\text{percentage tilt } p = \frac{V_1 - V_1'}{V/2} \times 100.$$

It is the o/p amplitude decay expressed as a percentage of the i/p amplitude

consider a +ve swing of the i/p voltage wave

we have amplitude of $V_0 = V/2$

$$\text{at } t=0, V_0 = V_1$$

The o/p decays according to exponential law

$$\therefore \text{ for } t > 0 \quad V_0 = V_1 e^{-t/RC} \quad \text{--- (1)}$$

At the end of the +ve swing

$$\text{i.e., at } t = T/2, V_0 = V_1'$$

$$\therefore V_1' = V_1 e^{-t/2RC}, \text{ putting } t = T/2 \text{ in Eq (1) --- (2)}$$

$$\text{we have } V = V_1' + V_2 \text{ in magnitude --- (3)}$$

Also $V_1 = V_2$ and $V_1' = V_2'$ in magnitude

$$\text{putting } V_1' = V_1 e^{-t/2RC} \text{ and } V_2 = V \text{ in Eq (3)}$$

$$\begin{aligned} V &= V_1 e^{-T/2RC} + V_1 \\ &= V_1 (1 + e^{-T/2RC}) \end{aligned}$$

$$V_1 = \left(\frac{V}{1 + e^{-T/2RC}} \right) \quad \text{--- (4)}$$

$$\text{we have percentage tilt } p = \frac{V_1 - V_1'}{V/2} \times 100$$

$$\begin{aligned} p &= \frac{V_1 - V_1 e^{-T/2RC}}{V/2} \times 100 \\ &= \frac{2V_1 (1 - e^{-T/2RC})}{V} \times 100 \end{aligned}$$


SRI ANKITA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.

13
putting $V_1 = \frac{V}{1 + e^{-T/2RC}}$ from Eq (4) in above expression

$$\begin{aligned} \text{we get } p &= \frac{2V(1 - e^{-T/2RC})}{(1 + e^{-T/2RC})} \times 100 \\ &= \frac{2(1 - e^{-T/2RC})}{1 + e^{-T/2RC}} \times 100 \end{aligned}$$

hence the most general form of the expression for tilt is

$$\% \text{ tilt } P = \frac{1 - e^{-T/2RC}}{1 + e^{-T/2RC}} \times 200$$

$$\text{If } RC \gg T, \frac{RC}{T} \gg 1 \text{ (or) } \frac{T}{RC} \ll 1$$

$$\text{also } \frac{T}{2RC} \ll 1$$

$$\therefore e^{-T/2RC} \cong 1 - \frac{T}{2RC} \quad \text{since } e^x \cong 1 - x \text{ for } x \ll 1$$

putting $e^{-T/2RC} = 1 - \frac{T}{2RC}$ in the above expression for p

$$\text{we get } \% \text{ tilt } P = \frac{1 - (1 - T/2RC)}{1 + (1 - T/2RC)} \times 200$$

$$\text{(or) } P = \frac{T/2RC}{2 + T/2RC} \times 200$$

$$= \frac{T/2RC}{2} \times 200$$

Since $\frac{T}{2RC} \ll 1$ and hence can be ignored


$$= \frac{T}{2RC} \times 100$$

$$\% \text{ tilt} = \frac{T}{2RC} \times 100 \%$$


PRINCIPAL
SIDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

2.3.2 Relationship between f_1 and γ :-

consider the RC circuit



Let V_i be the input voltage and V_o the output voltage.

the ratio $\left(\frac{V_o}{V_i}\right)$ is termed as voltage gain it is denoted by A .

$$\therefore \text{we have } A = \left| \frac{V_o}{V_i} \right|$$

If the i/p voltage V_i is sinusoidal, the o/p voltage V_o is also sinusoidal and there will be no distortion of wave form. As the frequency increases. The capacitive reactance of C [$X_c = 1/2\pi fC$]

decreases & current increases.

$$\text{we have current } I = \frac{V_i}{Z_{\text{total}}} \text{ where}$$

$$Z_{\text{total}} = R - jX_c \\ = R - j\left(\frac{1}{2\pi fC}\right)$$

$$\text{Output Voltage } V_o = IR$$


$$= \frac{V_i R}{Z_{\text{total}}}$$

$$\frac{V_o}{V_i} = \frac{R}{Z_{\text{total}}} = \frac{R}{R - j\left(\frac{1}{2\pi fC}\right)}$$

$$\frac{V_o}{V_i} = \frac{1}{1 - j\left(\frac{1}{2\pi fRC}\right)}$$

Magnitude of $\frac{V_o}{V_i} = \left| \frac{V_o}{V_i} \right| = \frac{1}{\sqrt{1 + \left(\frac{1}{2\pi f RC} \right)^2}}$

The graph voltage gain $\left| \frac{V_o}{V_i} \right|$ plotted against frequency 'f' is as shown



At $f = f_1$ the voltage gain is $\frac{1}{\sqrt{2}}$ (or) 0.707 of the maximum value. f_1 is the lower cut-off frequency.

putting $f = f_1$ and $\left| \frac{V_o}{V_i} \right| = \frac{1}{\sqrt{2}}$ and the expression we get

$$\frac{1}{\sqrt{2}} = \frac{1}{\sqrt{1 + \left(\frac{1}{2\pi f_1 RC} \right)^2}}$$

$$\sqrt{2} = \sqrt{1 + \left(\frac{1}{2\pi f_1 RC} \right)^2}$$

$$(\sqrt{2})^2 - 1 = \left(\frac{1}{2\pi f_1 RC} \right)^2$$

$$1 = \frac{1}{2\pi f_1 RC} \text{ taking square roots.}$$

$$f_1 = \frac{1}{2\pi RC} \text{ (or) } f_1 = \frac{1}{2\pi \tau} \quad \therefore RC = \tau$$

This is the relationship obtaining between the lower cut off frequency f_1 and time constant τ .

SIDDHARTHA
 PRINCIPAL
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

2.3.4 Relationship between f_1 and percentage tilt

we have % tilt = $\frac{T}{2RC} \times 100$.

also $f_1 = \frac{1}{2\pi RC}$ from which $2RC = \frac{1}{\pi f_1}$

Sub this values in the expression for tilt, we get


$$\% \text{ tilt} = \frac{T}{(1/\pi f_1)} \times 100\% = (\pi T f_1) \times 100\%$$

But the periodic time $T = \frac{1}{f}$ where f = frequency in Hz.


$$\therefore \% \text{ tilt} = \left(\frac{\pi}{f} \cdot f_1 \right) \times 100\%$$

2.4 Response of high pass RC circuit to ramp input

consider the RC circuit of fig excited by a ramp signal voltage. let the input voltage $V_i = \alpha t$.



RC circuit



input ramp voltage wave form

we studied that for the circuit under consideration

$$\left(\frac{1}{RC} \right) V_o + \frac{dV_o}{dt} = \frac{dV_i}{dt}$$

putting $V_i = \alpha t$, we get

$$\left(\frac{1}{RC} \right) V_o + \frac{dV_o}{dt} = \frac{d(\alpha t)}{dt} = \alpha$$

The solⁿ to the diff eqn is of the

$V_o =$ complementary fun + particular integral

SIDDHARTHA
 Institute of Engineering & Technology,
 Vengal Rao Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.

i) The particular integral representation the forced (or) steady state response is constant, and as such, its derivation is zero. Hence putting $V_0 = \text{particular integral}$, we get.

$$\left(\frac{1}{RC}\right) \text{particular integral} + 0 = \alpha$$

$$\text{particular integral} = \alpha RC$$

(ii) complementary function = $K e^{-t/RC}$ where K is constants whose value can be computed by applying initial condition.

we have at $t = 0^+$ $V_0 = V$ [$V_0(0^+) = V_0(0^-) = 0$].

$$\therefore 0 = K e^{-t/RC} + \alpha RC$$

$$= K e^0 + \alpha RC \text{ putting } t=0$$


$$= K + \alpha RC$$

$$(or) = K - \alpha RC$$

\therefore The complete solution is $V_0 = -\alpha RC e^{-t/RC} + \alpha RC$

$$(or) \boxed{V_0 = \alpha RC (1 - e^{-t/RC})}$$


the response characteristics is as shown fig.



Sidhartha
SIDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Abhanipatnam(M),
 Srisastrya District-501 506.

from the expression for V_0 it is evident that for ramp IP, the OP curve is an increasing exponential.

If $RC/T \gg 1$ the deviation of the o/p from linearly is quite small. But if $RC/T \ll T$ there is a marked deviation, as is obvious from the curve of fig.




2.5 Response of high pass RC circuit to exponential input

It was seen earlier that for non-sinusoidal input voltage like step, ramp, square wave, pulse etc., the output voltage is exponential in nature. In particular, for a ramp input, the o/p voltage is exponentially rising and its wave form practically coincides with the $\frac{1}{e}$ wave form near $t=0$.

If the forcing function also an exponentially rising voltage, it is obvious that the o/p and $\frac{1}{e}$ wave form are coincident at and near $t=0$. The peak value of the o/p is decided by the and the time constant of the ckt. Smaller the time constant smaller the o/p peak.

As τ increases the comparison with the time req for the $\frac{1}{e}$ voltage to attain its ready state value, the o/p peak also increases, as shown in fig. However the o/p voltage decays exponentially to zero.

→



1. Is i/p curve
2 to 6 are o/p curves

3. Attenuators :

consider the simple resistive ckt shown in the figure.

V_i = i/p voltage and
 V_o = o/p voltage.

If 'i' is the ckt current, we have $i = \frac{V_i}{R_1 + R_2}$

output voltage $V_o = iR_2 = \left(\frac{V_i}{R_1 + R_2} \right) R_2$

$$V_o = \left(\frac{R_2}{R_1 + R_2} \right) V_i$$

and putting $\frac{R_2}{R_1 + R_2} = a$


Hence, the o/p is 'a' times the input.

The i/p signal gets multiplied by the ratio

$$a = \frac{R_2}{R_1 + R_2}$$


The V_i and o/p wave forms are shown in fig. Assuming the input signal to be a step voltage.

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District, Hyderabad



In the above discussion, the attenuator ckt is considered to be a purely resistive ckt.


The attenuator ckt gets modified accordingly as in fig.



Thus in practice in a compensated attenuator a capacitor C_1 is put across, the resistor R_1 and its value is such that

$$R_1 C_1 = R_2 C_2$$


consider the compensated attenuator shown in fig.



It is shown that the undesirable effect of the distributed capacitance C_2 can be neutralised, and distortion of signal wave form prevented if $R_1 C_1 = R_2 C_2$.

Proof :-

(1) At $t = (0+)$ immediately after the i/p signal is applied, the capacitance acts as short circs and hence the resistance go out of ckt. The ckt modifies as shown in fig.



The capacitor get charged. Let q_0 denoted the charge on each capacitor at $t = t(0+)$

$$\therefore q_0 = C_2 V_o(0+) \text{ (or) } V_o(0+) = \frac{q_0}{C_2}$$

$$\text{also, } V_p(0+) = \frac{q_0}{C_1} + \frac{q_0}{C_2} = q_0 \left[\frac{1}{C_1} + \frac{1}{C_2} \right]$$

$$V_p(0+) = q \left[\frac{C_1 + C_2}{C_1 C_2} \right]$$

$$\begin{aligned} \text{critical condition} &= \frac{V_o(0+)}{V_p(0+)} \\ &= \frac{q_0 / C_2}{q_0 \left[\frac{C_1 + C_2}{C_1 C_2} \right]} \\ &= \frac{C_1}{C_1 + C_2} \quad \text{--- (1)} \end{aligned}$$

Siddhartha
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Nalgonda District-501 506.

Vinobha Nagar(V), Ibrahimpatnam(M),
 Nalgonda District-501 506.
 Institute of Engineering & Technology
 SIDDHARTHA
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Nalgonda District-501 506.

(ii) $t = \infty$:

at $t = \infty$, steady state has been reached. The capacitor acts as open-circuit & the circuit modifies as shown.

we have o/p $V_o(\infty) = i R_2$

$$\text{current } i = \frac{V_i(\infty)}{R_1 + R_2}$$

$$\therefore V_o(\infty) = \left(\frac{V_i(\infty)}{R_1 + R_2} \right) R_2$$

$$\frac{V_o(\infty)}{V_i(\infty)} = \frac{R_2}{R_1 + R_2}$$


But $\frac{V_o(\infty)}{V_i(\infty)} = \text{final attenuation}$.

$$\text{final attenuation} = \frac{R_2}{R_1 + R_2} \quad \text{--- (2)}$$

It is obvious that compensation to be complete, it is essential that initial attenuation = final ∞ attenuation.


$$\therefore \frac{C_1}{C_1 + C_2} = \frac{R_2}{R_1 + R_2} \quad \text{from (1) and (2)}$$

simplifying we get $C_1 R_1 = C_2 R_2$



a) over compensation.

SIDDHARTHA
PRINCIPAL
Institute of Engineering & Technology,
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506.




The condition $C_1 R_1 = C_2 R_2$ enables us to visualise the practical attenuator ckt.

4. Rh circuit ⚡

The time constant of such circuit is given as $\tau = RC$ if the resistance 'R' is replaced by an inductance L, and the capacitance C is replaced by a resistance R' such that time constant $[\frac{L}{R'}]$ of the new Rh ckt is the same as that of the previously considered Rc ckt ($\frac{L}{R'} = \tau = RC$) then all the result obtained in relation to the Rc ckt also hold good for the Rh ckt.

5.0 RhC circuit ⚡

consider the RhC ckt.





PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Nanga Reddy District-501 506.

let a signal V_i be applied to the RLC parallel circuit through the resistor R .

let V_o denote the output

let $i(t)$ denote the current with results.



Impedance transform of :

R is R ,

L is LS and

C is $1/CS$.

LS and $1/CS$ impedances are parallel.

$$\text{their equivalent impedance } Z_{LC}(S) = \frac{(LS)(1/CS)}{LS + 1/CS}$$

$$= \frac{LS}{S^2LC + 1} \text{ on simplification}$$

$$\text{total circuit impedance } Z(S) = R + \frac{LS}{S^2LC + 1}$$

$$= \frac{RLCS^2 + LS + R}{LC S^2 + 1}$$

$$\therefore \text{current } I(S) = \frac{V_i(S)}{Z(S)} = \frac{V_i(S)(LC S^2 + 1)}{RLCS^2 + LS + R}$$

$$\text{output } V_o(S) = I(S) \cdot Z_{LC}(S) = \frac{V_i(S)(LC S^2 + 1)}{(RLCS^2 + LS + R)} \times \frac{LS}{LC S^2 + 1}$$

(ii) If $k=1$, $s_1 = s_2$ the two roots are equal. This represents critical damping.

(iii) If $k > 1$; the ckt becomes overdamping and there are no oscillations of the output.

(iv) If $k < 1$; the output is a sinusoid whose amplitude whose amplitude progressively decays with time.

This represents underdamped response.

Let $Q = Q$ -factor of the parallel ckt comprising of R , L and C .

we have $Q = 2\pi f_0 RC = \frac{2\pi RC}{T_0}$ since $f_0 = \frac{1}{T_0}$.

$$= \frac{2\pi RC}{2\pi\sqrt{LC}} = \frac{RC}{\sqrt{LC}} = R\sqrt{\frac{C}{L}}$$

but $\frac{1}{2R}\sqrt{\frac{L}{C}} = k$, from $R\sqrt{\frac{C}{L}} = \frac{1}{2k}$.

$$\therefore Q = \frac{1}{2k}$$

Let the forcing function be a step voltage of magnitude V . Let it be assumed that the ckt is relaxed at $t=0^-$ i.e., there is no initial inductor current (or) initial capacitor voltage.


$$\text{put } x = \frac{t}{T_0}$$

It can be shown that ;

(i) For critical damping if $k=1$,

$$\frac{V_0}{V} = utt x e^{-2\pi x}$$

$$\frac{V_0}{V} = \frac{4RT}{L} e^{-2Rt/L}$$


PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

UNIT - II

Non-linear wave shaping

2.1 Diode clippers:-

A diode volt-ampere characteristic may be approximated by a curve which is piecewise linear & continuous.

This idealised diode characteristic exhibits a discontinuity in slope at the voltage V_j and this point of slope discontinuity is called breakpoint.

→ The break point occurs at $V_j \approx 0.2 \text{ V}$ for Ge, & $V_j \approx 0.6 \text{ V}$

for Si.


→ Using piecewise linear model of the diode we find clipping circuit

→ A break point occurs at the voltage $V_R + V_j$.




(b) Transmission characteristic ckt.

Piecewise linear & continuous I-V characteristic

(a)



$\frac{dV}{dI} = R_j$
slope = $\frac{R_f}{R_f + R}$



(c)


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

this above def. $V_o(t)$ is a Output voltage. & $V_i(t)$ is input voltage.

The break point $V_o(t) < V_R + V_f$ - the diode is reverse biased (OFF)



$$\Delta V_o(t) = \Delta(t) R_f / (R_f + R).$$

R_f is the diode forward resistance.

The corresponding op exhibits a suppression of the +ve peak of the signal.

If $R_f \ll R$, then this suppression will be very pronounced.

The op will appear as though the +ve peak had been clipped off or sliced off. It turns out that $V_R \gg V_f$ in this case one may consider that V_R itself is the limiting reference voltage.




Principal
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Principal
 SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

The transistor clipper:

The transistor has two pronounced nonlinearities which may be used for clipping purposes. One occurs as the transistor crosses from cut-in into the active region, and second occurs when the transistor crosses from the active region to saturation.



The transistor enters its active region, the input impedance is approximately the short circuit input resistance h_{ie} .


$$h_{ie} = r_{bb'} + r_{b'e} = r_{bb'} + \frac{h_{fe}}{g_m}$$

$r_{bb'}$ is base-spreading resistance,

h_{fe} is short-circuit common-emitter current gain,
 g_m the transconductance

$$h_{ie} = r_{bb'} + (h_{fe} + 1) \left(\frac{\eta V_T}{|I_E|} \right)$$

For an n-p-n germanium transistor. The slope $dV_{BE}(t)/dt$ of the base waveform is related to the slope $dV(t)/dt$ of the input by.



- A piecewise linear & continuous approximation
 Volt-ampere of semiconductor diode
 To the right of V_d the forward resistance
 - see R_f is small, R_r left the
 reverse resistance R_r is large.

In forward bias, the diode conducts current. The forward resistance is
 approximately the same as the forward resistance. The

$$\frac{dV}{dI} = R_f = \frac{V_d}{I_f}$$

Pri. ... I I HA
 Institute of Engineering & Technology
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Kanga Reddy District-501 506.


Institute of Engineering & Technology
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Kanga Reddy District-501 506.

$$\frac{dv_{BE}(t)}{dt} = \frac{h_{ie}}{R+h_{ie}} \frac{dv_i(t)}{dt}$$


The input impedance h_{ie} decreases as the transistor goes further into the active region. Consequently the slope of $dv_{BE}(t)/dt$ decreases.

The slope of the base current $i_B(t)$ is given by.

$$\frac{di_B(t)}{dt} = \frac{1}{R+h_{ie}} \frac{dv_i(t)}{dt}$$



Current



PRINCIPAL
SIDDHARTHA

Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 586.


Wave forms of transistor clipper

This limiting occurs when $i_B(t) > I_{CS}/h_{FE}$. The waveforms which result when a sinusoidal voltage $v_i(t)$ causes the transistor from cutoff to saturation.

2.3 Clipping at Two Independent Levels:-

The waveform $i_C(t)$ exhibits clipping at two currents.

The clipping levels at which clipping occurs are not independently adjustable but are separated by the current I_{CS} .




PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology
 Vinubha Nagar(V), Ibrahimpetnam(M),
 Ranga Reddy District-501 506.

Diode clippers may be used in pairs to perform double-ended limiting at independent levels. A parallel, a series, or a series-parallel arrangement may be used.



The transfer curve has two breakpoints, one at $v_o(t) = v_i(t) = V_{R1}$ and a second at $v_o(t) = v_i(t) = V_{R2}$.

Input $v_i(t)$	Output $v_o(t)$	Diode states
$v_i(t) \leq V_{R1}$	$v_o(t) \leq V_{R1}$	D1 ON, D2 OFF
$V_{R1} < v_i(t) < V_{R2}$	$v_o(t) = v_i(t)$	D1 OFF, D2 OFF
$v_i(t) \geq V_{R2}$	$v_o(t) = V_{R2}$	D1 OFF, D2 ON



A double-diode clipper, which limits at two independent levels.

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Ranga Reddy District-501 506.




If the amplitude of the sinusoidal waveform is very large in comparison with the difference in the reference levels, then the output waveform will have been squared.

→ If the diodes have identical characteristics then the symmetrical limit is obtained.


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpanam(M),
 Ranga Reddy District-501 506.

The comparison operation is illustrated with a ramp input signal $v_i(t)$ and corresponding output waveform is indicated.



The transmission gain $\Delta v_o(t) / \Delta v_i(t) = R / (R+r) = \frac{1}{\beta}$.
 The diode actuated by the comparator will respond at a current such that $r = RA$.


The transmission gain between amplifier output and comparator input is A times that of the diode-resistor combination with $r = RA$, or with the amplifier in place.

$$\frac{\Delta v_o(t)}{\Delta v_i(t)} = A \left(\frac{R}{R+r} \right) = \frac{AR}{R+RA} = \frac{A}{1+A}$$


Siddhartha
 PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

If the breakdown (zener) voltage is V_Z and if the cut-in voltage in the forward direction is V_F (≈ 0.5 V for Si), then the transfer characteristics is obtained

A double-ended clipper using avalanche diodes.




transfer characteristics







2.4 Comparators :-

The non linear circuits which we have used to perform the operation of clipping may also be used to perform the operation of comparison. In this case the circuits become elements of a comparison system and are usually referred to simply as comparators.



-A diode comparator.

Principal
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.



A metal-Semiconductor diode, also called a hot-carrier diode - with the very sharp break in its volt-ampere characteristic, its very low capacitance, and negligible storage time, makes an excellent comparator element.

*2.5 Applications of voltage comparators:-

The gain of the difference amplifier may be increased by adding more stages. The number of stages, which may be used is limited by the dc stability (drift).

Q.5 Pulse time modulation:-

If a periodic sweep wave is applied to a comparator whose reference voltage is modulated by some information, it is possible to obtain a succession of pulses whose relative spacing reflects

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinubha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

The input information. The result is a time-modulation system of communication.

2.5.2 Timing markers generated from a sine wave:-

If a comparator is used to detect the instant of equality of the instantaneous value of a sine wave with reference voltage, pulses will be obtained which are synchronized with the sine wave. Thus, a sine wave is converted into a series of pulses.

2.5.3 Phasemeter:-

When a comparator is used with sinusoidal signals, then it is advantageous that the reference voltage be zero. The pulses are locked in phase with the zero of the sine wave. The phase angle between two voltages can be measured by the method based upon the principle. This time interval is proportional to the phase difference. Such a parameter can measure angles from 0 to 360° .

2.5.4 Square-waves from a sine wave:-

If the comparator's output is a signal which assumes either one of the two levels - a step output - then a sine-wave input will result in a square-wave output.

The reference voltage V_R is set equal to zero, then a symmetrical square wave results.

2.5.5 Amplitude-distribution Analyser:-

A comparator is a basic building block in an amplitude distribution analyser. It is used to analyse the amplitude distribution of the noise generated in

an active device or the voltage spectrum of the pulses developed by a nuclear-radiation detector, and in similar applications.

Q.5. Analog to Digital converter:-

It is often required that data taken in a physical system be converted into digital form. Such data would appear in electrical analog form.


One form of digital voltmeter uses the above-described analog-to-digital converter. The number of pulses that passes through the gate is proportional to the voltage being measured. These pulses go to a counter whose reading is indicated visually by means of LEDs or LCDs.

Q.6. The Clamping operation:-

The circuits used to perform this function restrain the extremity of the waveform from going beyond V_R . The circuits are referred to as clamping circuits.



→ A voltage change in only one direction is restrained, the circuits are called one-way clamps. Two diodes may be used to establish a two-way clamp.

The basic circuit of a DC restorer



Siddhartha
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.




$$V_o(t) = V_i(t) - V_m \quad V_A(t) = V_m$$

During succeeding cycles the positive excursion of the signal just barely reaches zero. The diode need never again conduct, and the positive extremity of the signal has been clamped or restored to zero.

PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vihobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.


Clamping circuit Taking source and diode Resistance into account:-

The resistance R_f will lie in the range tens to hundreds of ohms, depending on the [source] type of diode used. The source resistance may be negligible or may range up to many thousands of ohms depending on the source.




The precision of operation of the circuit depends on the condition that $R \gg R_f$.

The Transient wave form:- we wish to follow the wave form, which results after signal is suddenly applied to the circuit. and to see how the steady-state is reached.



when the diode is conducting



when the diode is not conducting

It is a **2nd** year B.TECH course
Principal
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

Q.8 A clamping-circuit theorem:-

In the steady-state, the area A_f under the output voltage waveform in the forward direction - when the diode conducts - is related to the area A_r in the reverse-biased direction - when the diode does not conduct - by the relationship.

$$\frac{A_f}{A_r} = \frac{R_d}{R}$$

If $v_f(t)$ is the output waveform in the forward direction, then, the capacitor charging current is $i_f(t) = v_f(t)/R_f$. Therefore the charge acquired by the capacitor during the forward interval is

$$\int_0^T i_f(t) dt = \frac{1}{R_f} \int_0^T v_f dt = \frac{A_f}{R_f}$$

If $v_r(t)$ is the output voltage in the reverse direction, then the current which discharges the capacitor is $i_r(t) = v_r(t)/R$, and the total charge lost is

$$\int_0^T i_r(t) dt = \frac{1}{R} \int_0^T v_r(t) dt = \frac{A_r}{R}$$

$$\int_{T_1}^{T_1+T_2} i_r(t) dt = \frac{1}{R} \int_{T_1}^{T_1+T_2} v_r(t) dt = \frac{A_r}{R}$$

Principal
SIDDHARTHA
 Institute of Engineering & Technology
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Ranga Reddy District-501 506.

Practical Clamping Circuits:



It will normally turn out that $(R_f + R_s)C \ll T_1$ and $(R + R_s)C \gg T_2$.
 A square-wave or pulse-type waveform, after restoration, typically appears:

$$V_1' = 0 \quad \text{--- (1)}$$

$$V_2 = \frac{R}{R + R_s} V \quad \text{--- (2)}$$

$$V_2' = V_2 e^{-T/2 (R + R_s) C} \quad \text{--- (3)}$$

$$V_1 = A_f = \left(\frac{R_f}{R_f + R_s} \right) \left(\frac{R + R_s}{R} \right) (V_2' - V_2) \quad \text{--- (4)}$$



$$\frac{A_f - (V_R - V_2)T_1}{A_f} = \frac{R_f}{R}$$

Q.10 Effect of diode characteristics on clamping voltage:-

The diode as an ideal diode in series with a battery V_f and a resistor R_f

During the interval when the input signal is at its positive extremity v the diode clamps the output at some clamping voltage V_{cl} , and the corresponding diode current is

$$I_{cl} = I_0 e^{V_{cl}/\eta V_T}$$

This current charges the capacitor C so that

$$V_A(t) = v - V_{cl} \left(\frac{29+9}{29+19} \right) \left(\frac{19}{29+19} \right) = 14 = 10$$

The magnitude $V_A(t) - v \leq V_{cl}$

$$I_{cl} = \frac{v}{R} = I_0 e^{V_{cl}/\eta V_T} \quad \text{--- (1)}$$

Solving for V_{cl} we find.

$$V_{cl} = \eta V_T \ln \left(\frac{v}{R I_0} \right) \quad \text{--- (2)}$$

differential eqn we obtain.


$$dV_{cl} = \eta V_T \frac{dv}{v} \quad \text{--- (3)}$$

$$I_{cl} = \frac{2V_{cc} - v}{R} \quad \text{--- (4)}$$

$$dV_{cl} = \eta V_T \frac{dv}{2V_{cc} + v} \quad \text{--- (5)}$$

$$\frac{A_f - V_f T_1}{-A_f - V_{cc} T} = \frac{R_f}{R} \quad \text{--- (6)}$$



The peak-to-peak magnitude v of the signal must be larger than $(V_{cc} - V_f)(R_s/R)$.


PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology
 Vinobha Nagar (V), Ibrahimpatnam (M),
 Rangareddy District-501 506.


2.11 Synchronized Clamping :-

The dc restorers discussed above are examples of clamping circuits in which the time during which the clamping is effective is controlled by the signal itself.

The time of clamping not [can] determined directly by the signal but is determined rather by an auxiliary voltage called a control signal.



Siddhartha
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.



A synchronous clamping circuit.

The Synchronous clamping circuit - The signal is transmitted from input to output through the capacitor C_s . The two diode circuit which is bridged between signal lead & ground serves the diode - on of the switch S.

SIDDHARTHA
 Institute of Engineering & Technology
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Rangareddy District-501506.


 PRINCIPAL
SIDDHARTHA
 Institute of Engineering & Technology,
 Vinobha Nagar(V), Ibrahimpatnam(M),
 Rangareddy District-501506.



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited by NBA, Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga Reddy District – 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in



STUDENT FEEDBACK ON CURRICULUM

Year	3 rd year	Section	A
Academic year	2021 - 2022	semester	I

Give grading to which the syllabus augments course in attaining their defined objectives with (a) high-3 (b) moderate-2 (c) low-1 (d) poor-0							
S.NO	Content	SUB-1	SUB-2	SUB-3	SUB-4	SUB-5	SUB-6
		MPMC	CS	DCN	COOS	BEFA	
1	Whether the syllabus of the course meets their objectives laid down?	3	3	3	3	3	
2	How well the Teacher explained the Content?						
3	Extent to which the syllabus augments theory with its practical application?	2	2	3	3	3	
4	Does the syllabus meet expected learning values like life skills, human values, gender equality with social response?	3	
5	Whether there is relevance between course and the credits offered.	3	3	3	3	3	
6	Whether the elective offered in the curriculum are relevant to your technological aspects?	3	3	3	3	3	
7	Extent to which the syllabus covers all courses that help for higher studies/job opportunities?	3	2	3	2	2	
8	Does the curriculum trains you on critical, logical problem-solving techniques?	3	2	3	3	3	
9	Whether curriculum is providing basic knowledge of technologies related to other domains?	3	3	3	3	3	
Average							

Any suggestions:

[Handwritten signature]



A. Anusha
SIGNATURE

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited by NBA, Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga Reddy District – 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in



STUDENT FEEDBACK ON CURRICULUM

Year	<u>III</u>	Section	<u>A</u>
Academic year	<u>2020-2021</u>	semester	<u>1</u>

Give grading to which the syllabus augments course in attaining their defined objectives with

(a) high-3 (b) moderate-2 (c) low-1 (d) poor-0

S.NO	Content	SUB-1	SUB-2	SUB-3	SUB-4	SUB-5	SUB-6
1	Whether the syllabus of the course meets their objectives laid down?	3	3	3	3	2	3
2	How well the Teacher explained the Content?	3	3	3	3	3	2
3	Extent to which the syllabus augments theory with its practical application?	2	3	3	3	2	3
4	Does the syllabus meet expected learning values like life skills, human values, gender equality with social response?	3	3	2	3	3	3
5	Whether there is relevance between course and the credits offered.	3	2	3	2	3	3
6	Whether the elective offered in the curriculum are relevant to your technological aspects?	3	2	3	3	3	3
7	Extent to which the syllabus covers all courses that help for higher studies/job opportunities?	3	3	2	3	3	2
8	Does the curriculum trains you on critical, logical problem-solving techniques?	2	3	3	2	3	2
9	Whether curriculum is providing basic knowledge of technologies related to other domains?	2	3	3	3	3	3
Average							

Any suggestions: —



Sahid

Rajashree
SINGATURE

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar(V), Ibrahimpatnam
Ranga Reddy District-501506



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga Reddy District – 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in

TEACHER FEEDBACK ON CURRICULUM

Name: T. Nagaraju	Section: A
Subject: EMTL	Year: III
Academic Year: 2019-20	Semester: I

Grade the degree to which the prescribed syllabus and curriculum augments their defined objectives with
(a)High-3 (b)Moderate-2 (c)Low-1 (d)Poor-0

S.NO	CONTENT	GRADE
1.	Relevance of text books and reference books to the prescribed syllabus	3
2.	Whether the course content help student to acquire employment	3
3.	Extent the course is framed based in the needs of the follow on courses	2
4.	Whether any relevance between syllabus and course	3
5.	Does the course provide adequate hands on training	2
6.	Extent to which the curriculum requires modern books usage	2
7.	Whether the course content meet industrial requirement	3

COURSE NAME	GAPS IDENTIFIED
EMTL	Vector Analysis

Suggestions if any: —

Signature



PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar (V), Ibrahimpatnam (M),
Ranga Reddy District-501 506



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited by NBA, Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga Reddy District – 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in



STUDENT FEEDBACK ON CURRICULUM

Year	III	Section	A
Academic year	2020-2021	semester	4

Give grading to which the syllabus augments course in attaining their defined objectives with (a) high-3 (b) moderate-2 (c) low-1 (d) poor-0							
S.NO	Content	SUB-1	SUB-2	SUB-3	SUB-4	SUB-5	SUB-6
1	Whether the syllabus of the course meets their objectives laid down?	3	3	3	3	2	
2	How well the Teacher explained the Content?	3	3	3	3	2	
3	Extent to which the syllabus augments theory with its practical application?	2	3	3	3	3	
4	Does the syllabus meet expected learning values like life skills, human values, gender equality with social response?					2	
5	Whether there is relevance between course and the credits offered.	3	3	3	3	3	
6	Whether the elective offered in the curriculum are relevant to your technological aspects?	2	2	2	2	3	
7	Extent to which the syllabus covers all courses that help for higher studies/job opportunities?	3	3	2	2	3	
8	Does the curriculum trains you on critical, logical problem-solving techniques?	3	3	2	3	3	
9	Whether curriculum is providing basic knowledge of technologies related to other domains?	3	3	3	3	3	
Average							

Any suggestions:



Asst

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

Prajesh
SIGNATURE



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited by NBA, Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga Reddy District – 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in



STUDENT FEEDBACK ON CURRICULUM

Year	<u>II</u>	Section	<u>A</u>
Academic year	<u>2021-2022</u>	semester	<u>I</u>

Give grading to which the syllabus augments course in attaining their defined objectives with (a) high-3 (b) moderate-2 (c) low-1 (d) poor-0							
S.NO	Content	SUB-1	SUB-2	SUB-3	SUB-4	SUB-5	SUB-6
		mpmc	CS	DCN	COOS	DEFA	
1	Whether the syllabus of the course meets their objectives laid down?	3	3	3	3	3	
2	How well the Teacher explained the Content?	3	3	3	3	3	
3	Extent to which the syllabus augments theory with its practical application?	2	3	3	3	3	
4	Does the syllabus meet expected learning values like life skills, human values, gender equality with social response?	3	3	-	-	2	
5	Whether there is relevance between course and the credits offered.	3	3	3	3	3	
6	Whether the elective offered in the curriculum are relevant to your technological aspects?	3	3	2	3	3	
7	Extent to which the syllabus covers all courses that help for higher studies/job opportunities?	3	2	3	3	2	
8	Does the curriculum trains you on critical, logical problem-solving techniques?	3	3	3	3	2	
9	Whether curriculum is providing basic knowledge of technologies related to other domains?	3	3	3	3	2	
Average							

Any suggestions:

Sobit



Singature

SINGATURE

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501506



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited by NBA, Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga Reddy District – 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in



STUDENT FEEDBACK ON CURRICULUM

Year	III	Section	A
Academic year	2021-2022	semester	I

Give grading to which the syllabus augments course in attaining their defined objectives with (a) high-3 (b) moderate-2 (c) low-1 (d) poor-0							
S.NO	Content	SUB-1	SUB-2	SUB-3	SUB-4	SUB-5	SUB-6
		MPMC	CS	DCN	COOS	BEFA	
1	Whether the syllabus of the course meets their objectives laid down?	3	3	3	3	3	
2	How well the Teacher explained the Content?	3	3	3	2	3	
3	Extent to which the syllabus augments theory with its practical application?	2	3	3	3	3	
4	Does the syllabus meet expected learning values like life skills, human values, gender equality with social response?					2	
5	Whether there is relevance between course and the credits offered.	3	3	3	3	3	
6	Whether the elective offered in the curriculum are relevant to your technological aspects?	3	3	3	2	3	
7	Extent to which the syllabus covers all courses that help for higher studies/job opportunities?	3	3	3	3	3	
8	Does the curriculum trains you on critical, logical problem-solving techniques?	3	2	2	3	3	
9	Whether curriculum is providing basic knowledge of technologies related to other domains?	2	3	3	3	3	
Average							

Any suggestions: _____



Sahad

Polu

SIGNATURE

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited by NBA, Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga Reddy District – 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in



STUDENT FEEDBACK ON CURRICULUM

Year	<u>III</u>	Section	<u>A</u>
Academic year	<u>2021-2022</u>	semester	<u>I Semester</u>

Give grading to which the syllabus augments course in attaining their defined objectives with (a) high-3 (b) moderate-2 (c) low-1 (d) poor-0							
S.NO	Content	SUB-1	SUB-2	SUB-3	SUB-4	SUB-5	SUB-6
		MPMC	CS	DCN	COOS	BEFA	
1	Whether the syllabus of the course meets their objectives laid down?	3	2	3	3	3	
2	How well the Teacher explained the Content?						
3	Extent to which the syllabus augments theory with its practical application?	3	3	2	3	3	
4	Does the syllabus meet expected learning values like life skills, human values, gender equality with social response?					3	
5	Whether there is relevance between course and the credits offered.	2	3	3	2	3	
6	Whether the elective offered in the curriculum are relevant to your technological aspects?	3	2	3	3	3	
7	Extent to which the syllabus covers all courses that help for higher studies/job opportunities?	3	3	3	3	3	
8	Does the curriculum trains you on critical, logical problem-solving techniques?	2	2	3	2	2	
9	Whether curriculum is providing basic knowledge of technologies related to other domains?	3	2	2	3	3	
Average							

Any suggestions:



Solid

K. J. L.
SIGNATURE

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.



SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY

(Accredited by NBA, Approved by AICTE, Affiliated to JNTU Hyderabad)

Vinobha Nagar, Ibrahimpatnam, Ranga Reddy District – 501506

Email: info@siddhartha.ac.in, Website: https://www.siddhartha.ac.in



STUDENT FEEDBACK ON CURRICULUM

Year	3 rd	Section	'A'
Academic year	2021 - 2022	semester	I

Give grading to which the syllabus augments course in attaining their defined objectives with
(a) high-3 (b) moderate-2 (c) low-1 (d) poor-0

S.NO	Content	SUB-1	SUB-2	SUB-3	SUB-4	SUB-5	SUB-6
		MPTMC	CS	DCN	COOS	BEFA	
1	Whether the syllabus of the course meets their objectives laid down?	3	2	3	2	3	
2	How well the Teacher explained the Content?	2	3	2	3	3	
3	Extent to which the syllabus augments theory with its practical application?	3	2	3	2	2	
4	Does the syllabus meet expected learning values like life skills, human values, gender equality with social response?	3	3	3	2	3	
5	Whether there is relevance between course and the credits offered.	3	2	3	3	2	
6	Whether the elective offered in the curriculum are relevant to your technological aspects?	3	3	3	2	2	
7	Extent to which the syllabus covers all courses that help for higher studies/job opportunities?	3	3	2	3	2	
8	Does the curriculum trains you on critical, logical problem-solving techniques?	3	3	2	3	3	
9	Whether curriculum is providing basic knowledge of technologies related to other domains?	2	3	3	2	2	
Average							

Any suggestions:

Sohit



B. D. Desai
PRINCIPAL SINGATURE
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.



Vinoba Nagar, Ibrahimpatnam, R.R Dist.

SIET/ACAF-05

SYLLABUS COVERAGE REPORT

Rev.00

Department: ECE
Month & Year: Jan 2021Class/ Sem : III-I -A
Date: 05/01/2021

Sl. No.	Name of the Subject/Lab	Name of the Faculty	No. of units /Experiments covered (Cumulative)	Planning if short fall	Faculty Sign
1.	DCN	Mrs. N. Malathi	Unit 1,2,3,4 - completed Unit 5 - 50% completed	-	
2.	CS	Mr. T. Mohan Rao	1,2,3,4 - Unit completed Unit - 5 - 80% completed	-	
3.	MPMC	Dr. T. Krishnarjuna Rao	Unit - 5 50% completed	-	
4.	BEFA	Mr. V. Ramesh	Unit - 5 completed (5 Units)	-	
5.	COOS	Dr. V. Vasavi	Unit - 5 - 60% completed	-	
6.	EMI	Dr. Farha Anjum	unit - V 75% done	-	
7.	DCN LAB	Mrs. N. Malathi/ Mrs. R. Sunitha	9 experiments finished	will complete in time	
8.	MPMC LAB	Dr. T. Krishnarjuna Rao	10 Expts completed	-	
9.	AECS LAB	Mrs. Nagabhavani	4 experiments done	-	

HODPRINCIPAL

PRINCIPAL

SIDDHARTHA

Institute of Engineering & Technology
Vinobha Nagar(V), Ibrahimpatnam(M);
Ranga Reddy District-501 506.S. K. Venkatesh
IQAC COORDINATOR



Vinoba Nagar, Ibrahimpatnam, R.R Dist.

SIET/ACA/F-05

SYLLABUS COVERAGE REPORT

Rev.00

Department: ECE

Class/ Sem : III-I-B

Month & Year: Jan 2021

Date: 05/01/2021

Sl. No.	Name of the Subject/Lab	Name of the Faculty	No. of units /Experiments covered (Cumulative)	Planning if short fall	Faculty Sign
1.	DCN	Mrs. N. Malathi	1, 2, 3, 4 completed Unit - 5 - 50% completed	-	
2.	CS	Mr. T. Mohan Rao	1, 2, 3, 4 completed Unit - 5 - 80% completed	-	
3.	MPMC	Dr. T. Krishnarjuna Rao	Unit - 5 - 80% completed	-	
4.	BEFA	Mr. V. Ramesh	5 Units completed (AII)	-	
5.	COOS	Dr. V. Vasavi	Unit - 5 - 60% completed	-	
6.	EMI	Dr. Farha Anjum	Unit - V 60% done	-	
7.	DCN LAB	Mrs. N. Malathi/ Mrs. R. Sunitha	9 Experiments finished	will complete in time	
8.	MPMC LAB	Dr. T. Krishnarjuna Rao	10 Experiments completed	-	
9.	AECS LAB	Mrs. Nagabhavani	4 experiments done	-	

HOD.
L

PRINCIPAL

 PRINCIPAL
 SIDDHARTHA
 Institute of Engineering & Technology
 Vinobha Nagar (V), Ibrahimpatnam
 Ranga Reddy District-501 506.

IQAC COORDINATOR





Vinoba Nagar, Ibrahimpatnam, R.R Dist.

SIET/ACA/F-05

SYLLABUS COVERAGE REPORT

Rev.00

Department: ECE

Class/ Sem : IV-I -B

Month & Year: Jan 2021

Date: 05/01/2021

Sl. No.	Name of the Subject/Lab	Name of the Faculty	No. of units /Experiments covered (Cumulative)	Planning if short fall	Faculty Sign
1.	MWOC	Mr.T. Nagaraju	5-unit 50% completed		<i>TL2</i>
2.	DS	Mr. K. Pavani	1 unit - 75% Completed		<i>Pavani</i>
3.	DBMS	---			
4.	PPL	Mrs. G. Deepthi	unit - 5-60% done -		<i>Deepthi</i>
5.	SL	Mr. Saiteja	1 unit 50% completed		<i>Saiteja</i>
6.	DIP	G.Sai Ram	1 unit 70% completed		<i>G.Sai Ram</i>
7.	MWOC Lab	Mr.T. Nagaraju/ G.Sai Ram	10 experiments completed		<i>TL2</i>

Jarsha
HOD

Siddhartha
PRINCIPAL
PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

S. Kiran
IQAC COORDINATOR
IQAC
COORDINATOR
Vinobha Nagar,
Ibrahimpatnam
R.R. Dist-
501506.
SIDDHARTHA INSTITUTE OF ENGINEERING & TECHNOLOGY



Vinoba Nagar, Ibrahimpatnam, R.R Dist.

SIET/ACA/F-05

SYLLABUS COVERAGE REPORT

Rev.00

Department: ECE
Month & Year: Jan 2021

Class/ Sem : IV-I -A
Date: 05/01/2021

Sl. No.	Name of the Subject/Lab	Name of the Faculty	No. of units /Experiments covered (Cumulative)	Planning if short fall	Faculty Sign
1.	MWOC	Mr.T. Nagaraju	IV unit 50% Completed		
2.	DS	Mr. K. Pavani	V unit - 50% Completed	-	
3.	DBMS	---			
4.	PPL	Mrs. G. Deepthi	unit - 5 - 60% done	-	
5.	SL	Mr. Saiteja	V - unit 50% Completed		
6.	DIP	G.Sai Ram	V - unit 70% Completed		
7.	MWOC Lab	Mr.T. Nagaraju/ G.Sai Ram	10 experiments Completed		

HOD

PRINCIPAL

PRINCIPAL
SIDDHARTHA
Institute of Engineering & Technology,
Vinobha Nagar(V), Ibrahimpatnam(M),
Ranga Reddy District-501 506.

IQAC COORDINATOR



